

AD-A118 864

WESTINGHOUSE DEFENSE AND ELECTRONIC SYSTEMS CENTER D--ETC F/8 9/5
MNO5/SOS RADIATION HARDNESS PERFORMANCE AND RELIABILITY STUDY.(U)
MAY 82 F L HAMPTON, J R CRICCHI F19628-79-C-0133
NL

UNCLASSIFIED

RADC-TR-82-89

1 of 2

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED


AD-A118 864

UNCLASSIFIED

AD-A118 864

UNCLASSIFIED

AD A118864



UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER RADC-TR-82-89	2. GOVT ACCESSION NO. AD-A118864	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) MNOS/SOS RADIATION HARDNESS, PERFORMANCE AND RELIABILITY STUDY		5. TYPE OF REPORT & PERIOD COVERED Interim Report Aug 79 - Aug 80
		6. PERFORMING ORG. REPORT NUMBER N/A
7. AUTHOR(s) F.L. Hampton J.R. Cricchi		8. CONTRACT OR GRANT NUMBER(s) F19628-79-C-0133
9. PERFORMING ORGANIZATION NAME AND ADDRESS Westinghouse Electric Corporation Advanced Technology Laboratory Baltimore MD, 21203		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 62704H CDNA0029
11. CONTROLLING OFFICE NAME AND ADDRESS Deputy for Electronic Technology (RADC/ESRH) Hanscom AFB MA 01731		12. REPORT DATE May 1982
		13. NUMBER OF PAGES 168
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Same		15. SECURITY CLASS. (of this report) UNCLASSIFIED
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE N/A
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) Same		
18. SUPPLEMENTARY NOTES RADC Project Engineer: Patrick J. Vail (ESRH) This effort was sponsored by the Defense Nuclear Agency		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) MNOS Endurance Retention Radiation hard polysilicon gate Oxide Anneal Low Pressure Chemical Vapor Deposition (LPCVD) (Cont'd)		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) In this investigation the endurance-retention characteristics of fast-write MNOS memory structures, radiation tolerance of metal-gate dual-dielectric and polysilicon-gate all-oxide devices have been evaluated. Writing and clearing speed have been studied with respect to the $\text{NH}_3:\text{SiH}_4$ ratio (APCVD) and $\text{NH}_3:\text{SiCl}_2\text{H}_2$ ratio (LPCVD). The films deposited with a low $\text{NH}_3:\text{SiCl}_2$ ratios could be written and cleared with shorter pulse widths; however, a degradation in retention was observed.		

DD FORM 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

An improvement in the endurance retention product of a drain source protected transistor structure has been realized by oxidizing the memory nitride followed by an H₂ anneal immediately after deposition. The film was deposited with a LPCVD reactor at 750°C with a NH₃:SiCl₄:H₂ ratio of 9:1. Oxidation was performed in steam at 900°C, as was the subsequent H₂ anneal.

The effect of total dose radiation was found to be more severe for a positive bias. The all oxide polysilicon gate transistor structures were observed to be relatively "soft", however results from capacitor structures shows promise in developing a radiation tolerant polysilicon-gate all-oxide gate structure.

Item 19 (Cont'd)

Atmospheric Pressure Chemical Vapor Deposition (APCVD)
Drain Source Protected (DSP)

750 deg

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

TABLE OF CONTENTS

	<u>Page</u>
1. INTRODUCTION	1
2. THEORY	5
3. EXPERIMENTAL APPROACH	11
3.1 Device Cross Sections and Process Variables	11
3.2 Test Pattern Descriptions	18
4. EXPERIMENTAL DATA	29
4.1 Charge Trapping in Nitride	29
4.2 D-C Memory Window and Non-Memory Threshold	35
4.3 Pulse Response of Capacitor Structures	40
4.4 Conductance and Retention Results	49
4.5 Endurance Cycling, Retention and Pulse Response for MNOS/SOS Memory Transistor	54
4.6 γ Total Dose Radiation Results	78
4.6.1 All Oxide Polysilicon Gate Capacitor Structures	80
4.6.2 Dual dielectric MNOS/SOS Transistor Structures	85
4.6.3 All Oxide Polysilicon Gate Transistor Devices	105
4.6.4 P-Channel Up-Protected Memory Structures	120
5. DISCUSSION	125
6. CONCLUSIONS AND RECOMMENDATIONS	145
7. REFERENCES	151



Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/ _____	
Availability Codes	
Dist	Avail and/or Special
A	

LIST OF ILLUSTRATIONS

<u>Figure</u>		<u>Page</u>
2-1	Electronic Energy Band Diagram of MNOS Structure	6
3-1	Capacitor Gate Structures and Process Variables Used to Determine $N_{st}(0)$, d , x_o and V_t	12
3-2	(a) Gate Structure and Process Variables for Two Step Nitrides	14
3-2	(b) Process Variation for Two Step Barrier Modification Structures	15
3-3	Gate Structures and Process Variables of Polysilicon Before Memory Nitride Process	16
3-4	Gate Structures of Polysilicon After Memory Nitride Process	17
3-5	X-Ray Photoelectron Spectroscopy (XPS) Test Pattern	19
3-6	6023T MNOS/SOS Memory Test Vehicle	20
3-7	In-Line Process Control Test Pattern 2	21
3-8	In-Line Process Control Test Pattern 3	22
3-9	In-Line Process Control Test Pattern 4	24
3-10	6023T In-Line Process Control Test Pattern	25
3-11	Non-Memory P-Channel Enhancement Mode and N-Channel Depletion Mode Test Structures	26
3-12	In-Line Process Control Memory Array Subcell Structure	27
4-1	$N_{st}^t(0)$ and x_o vs. $NH_3:SiH_4$ Ratio (APCVD)	30
4-2	$N^{st}(0)$ and x_o vs. $NH_3:SiCl_2$ Ratio (LPCVD)	31
4-3	Trapped Charge Density vs Charge Centroid	33
4-4	Minimum Nitride Thickness vs. Trapped Charge Density and Trapping Length	34
4-5	Flatband Voltage vs. $NH_3:SiH_4$ Ratio	42
4-6	Flatband Voltage vs. Pulse Width Single APCVD Nitride With $NH_3:SiH_4=150:1$	43

<u>Figure</u>		<u>Page</u>
4-7	Flatband Voltage vs. Pulse Width Single APCVD Nitride With $\text{NH}_3:\text{SiH}_4 = 28:1$, $X_N = 400\text{\AA}$	44
4-8	Flatband Voltage vs. Pulse Width. Two Step Nitride, APCVD ($\text{NH}_3:\text{SiH}_4=28:1$) + LPCVD ($\text{NH}_3:\text{SiCl}_2\text{H}_2=9:1$), $X_N = 103\text{\AA} + 401\text{\AA}$	45
4-9	Flatband Voltage vs. Pulse Width. Two Step Nitride, APCVD ($\text{NH}_3:\text{SiH}_4 = 28:1$) + LPCVD ($\text{NH}_3:\text{SiCl}_2\text{H}_2 = (9:1)$), $X_N = 172 + 299\text{\AA}$	46
4-10	Flatband Voltage vs. Pulse Width. Two Step LPCVD Nitride. $X_N = 200\text{\AA}$ ($\text{NH}_3:\text{SiCl}_2\text{H}_2 = 3:1$) + 103\AA ($\text{NH}_3:\text{SiCl}_2\text{H}_2 = 9:1$)	47
4-11	Flatband Voltage vs. Pulse Width. Two Step LPCVD Nitride. 200\AA ($\text{NH}_3:\text{SiCl}_2\text{H}_2 = 3:1$) + 204\AA ($\text{NH}_3:\text{SiCl}_2\text{H}_2 = 9:1$)	48
4-12	Memory Pulse Response vs. Nitride Anneal. Pulse Width; $t_w = 1\text{ usec}$. Two Step LPCVD Nitride. $X_N = 29 + 391\text{\AA}$ and $51 + 391\text{\AA}$. $\text{NH}_3:\text{SiCl}_2\text{H}_2 = 3:1$	51
4-13	Memory Pulse Response vs. Nitride Anneal Ambient. Pulse Width, $t_w = 10\text{ usec}$. Two Step LPCVD Nitride $X_N = 29 + 391\text{\AA}$ and $51 + 391\text{\AA}$. $\text{NH}_3:\text{SiCl}_2\text{H}_2 = 9:1$	52
4-14	Memory Pulse Response vs. Nitride Anneal Ambient. Pulse Width, $t_w = 100\text{ usec}$. Two Step LPCVD Nitride $X_N = 29 + 391\text{\AA}$ and $51 + 391\text{\AA}$. $\text{NH}_3:\text{SiCl}_2\text{H}_2 = 9:1$	53
4-15	Capacitance-Voltage and Conductance-Voltage Curve Before and After Bias Stress. Capacitor Structures Fabricated Using MNOS/SOS Process Sequence	57
4-16	Capacitance-Voltage and Conductance-Voltage Curves After Bias Stressing. Capacitor Structures Fabricated With a MNOS/SOS Process Sequence	58
4-17	Stress Cycle Waveforms Used for Endurance Stressing	59
4-18	+20V DC-Window vs. Endurance Cycles, for Devices Annealed in H_2 and Non-Annealed Structures. Pulse Width, $t_w = 100\text{ usec}$. $X_N = 374\text{\AA}$	60
4-19	+20V DC-Window vs. Endurance Cycles for Devices Annealed in H_2 and Non-Annealed Structures. Pulse Width $t_w = 100\text{ usec}$. $X_N = 374\text{\AA}$	62

<u>Figure</u>		<u>Page</u>
4-20	+20V Memory Window vs. Time for H ₂ Annealed and Non-Annealed Devices After 10 ⁹ Endurance Cycles. Pulse Width, $t_w = 100$ usec, $E_n = 5\text{MV/cm}$	63
4-21	+20V DC-Window vs. Endurance Cycles, for H ₂ Annealed and Non-Annealed Devices. Pulse Width, $t_w = 1$ usec, $E_n = 6\text{MV/cm}$	64
4-22	+20V DC Window vs. Endurance Cycles, for Devices H ₂ Annealed and Non-Annealed Structures. Pulse Width, $t_w = 1$ usec, $E_n = 6\text{MV/cm}$	65
4-23	Memory Window vs. Time, for Non-Annealed Device that has Not Been Stressed and Structures Stressed to 10 ¹¹ Cycles. Pulse Width, $t_w = 1$ usec, $E_n = 6\text{MV/cm}$	66
4-24	Memory Window vs. Time, for H ₂ Annealed Device that has Not Been Stressed and Structures Stressed to 10 ¹¹ Cycles. Pulse Width $t_w = 1$ usec, $E_n = 6\text{MV/cm}$	67
4-25	+27V DC Memory Window vs. Endurance Cycles, for H ₂ Annealed and Non-Annealed Two Step Nitride Structures Pulse Width, $t_w = 1$ usec, $E_n = 6\text{MV/cm}$	68
4-26	+20V DC Memory Window Size vs. Endurance Cycles, for H ₂ Annealed and Non-Annealed Two Step Nitride Structures Pulse Width, $t_w = 1$ usec, $E_n = 6\text{MV/cm}$	69
4-27	Memory Window vs. Time, for H ₂ Annealed and Non-Annealed Two Step Nitride Structures Before Endurance Stressing	70
4-28	Memory Window vs. Time, for H ₂ Annealed and Non-Annealed Two Step Nitride Structures After 10 ¹¹ Endurance Cycles. Pulse Width, $t_w = 1$ usec, $E_n = 6\text{MV/cm}$	71
4-29	Decay Rate vs. Endurance Cycles, for H ₂ Annealed and Non-Annealed Two Step Nitride Structures. Pulse Width $t_w = 1$ usec, $E_n = 6\text{MV/cm}$	72
4-30	Memory Window Size vs. Time, for H ₂ Annealed and Non-Annealed Single Nitride LPCVD Structures. Pulse Width, $t_w = 1$ usec, $E_n = 6\text{MV/cm}$	73
4-31	Memory Window Size vs. Time (Non-Annealed Devices). Pulse Width, $t_w = 1$ usec, $E_n = 7\text{MV/cm}$	74

<u>Figure</u>		<u>Page</u>
4-32	Memory Window Size vs. Time (H ₂ Annealed Devices). Pulse Width, $t_w = 1 \text{ usec}$, $E_n = 2 \text{ MV/cm}$	75
4-33	Memory Decay Rate vs. Endurance Cycles, for H ₂ Annealed and Non-Annealed Devices. Pulse Width, $t_w = 1 \text{ usec}$, $E_n = 7 \text{ MV/cm}$	76
4-34	+20V DC Memory Threshold Voltage vs. Endurance Cycles for H ₂ Annealed and Non-Annealed Structures. Pulse Width $t_w = 1 \text{ usec}$, $E_n = 7 \text{ MV/cm}$	77
4-35	+20V DC Memory Window vs. Endurance, for H ₂ Annealed and Non-Annealed Structures. Pulse Width, $t_w = 1 \text{ usec}$, $E_n = 7 \text{ MV/cm}$	79
4-36	C-V Plot Showing +20V, 185°C TBS Stability Test for All Oxide Polysilicon Gate Device Structure. $X_{ox} = 830\text{\AA}$, Sample Size = 5, Wafer #7	83
4-37	C-V Plot Showing +20V, 185°C TBS Stability Test for All Oxide Polysilicon Gate Device Structure. $X_{ox} = 830\text{\AA}$, Sample Size = 5, Wafer #8	84
4-38	Change in Flatband and Threshold Voltage as a Function of Total dose γ Radiation. All Oxide Polysilicon Gate Capacitor Structures, $V_G = 0\text{V}$	86
4-39	Change in Flatband and Threshold Voltage as a Function of Total Dose γ Radiation. All Oxide Polysilicon Gate Capacitor Structure. $V_G = -8\text{V}$	87
4-40	Change in Flatband and Threshold Voltage. As a Function of Total Dose γ Radiation. All Oxide Polysilicon Gate Capacitor Structures. $V_G = -18\text{V}$	88
4-41	Change in Flatband and Threshold Voltage as a Function of Total Dose γ Radiation. All Oxide Polysilicon Gate Capacitor Structures. $V_G = +12\text{V}$	89
4-42	Variations in Threshold Voltage Change with Total Dose γ Radiation from Various Gate Bias Levels. All Oxide Polysilicon Gate Capacitor	90
4-43	Variation in Flatband Voltage Change with Total Dose γ Radiation for Various Gate Bias Levels. All Oxide Polysilicon Gate Capacitors	91
4-44	Circuit Configuration and Biasing Scheme for Radiation Testing. Transistor Structures Consist of SiO ₂ /Si ₃ N ₄ Gate, Fabrication Using a MNOS/SOS Process	95

<u>Figure</u>		<u>Page</u>
4-45	Threshold Voltage as a Function of Total Dose γ Radiation Dual Dielectric; $X_{ox} = 77A$, $X_n = 1400A$, $V_{DS} = 0V$, $V_{GS} = -12V$	96
4-46	Threshold Voltage as a Function of Total Dose Radiation Dual Dielectric; $X_{ox} = 77A$, $X_n = 1400A$, $V_{GS} = 0V$, $V_{DS} = -20V$	97
4-47	Threshold Voltage and I_{DSO} as a Function of Total Dose Radiation. Dual Dielectric; $X_{ox} = 77A$, $X_n = 1400A$, $V_{GS} = -30V$, $V_{DS} = 0V$	98
4-48	Threshold Voltage and I_{DSO} as a Function of Total Dose Radiation. Dual Dielectric; $X_{ox} = 77A$, $X_n = 1400A$, $V_{GS} = -20V$, $V_{DS} = 0V$	99
4-49	Threshold Voltage vs. Total Dose Radiation Dual Dielectric; $X_{ox} = 77A$, $X_n = 1400A$, $V_{GS} = 0V$, $V_{DS} = -30V$	100
4-50	Change in Threshold Voltage as a Function of Total Dose Radiation: Dual Dielectric, $X_{ox} = 77A$, $X_n = 1400A$, $V_{GS} = -12V$, $V_{DS} = 0V$	101
4-51	Change in Threshold Voltage as a Function of Total Dose Radiation. Dual Dielectric: $X_{ox} = 77A$, $X_n = 1400A$, $V_{GS} = 0V$, $V_{DS} = -20V$	102
4-52	Change in Threshold Voltage as a Function of Total Dose Radiation. Dual Dielectric Structure: $X_{ox} = 77A$, $X_n = 1400A$, $V_{GS} = 0V$	103
4-53	Threshold Voltage vs. Total Dose Radiation for All Oxide Polysilicon Gate Devices With $V_{GS} = +20V$	109
4-54	Threshold Voltage vs. Total Dose Radiation for All Oxide Polysilicon Gate Devices With $V_{GS} = -20V$	110
4-55	Threshold Voltage vs. Total Dose Radiation for All Oxide Polysilicon Gate Devices With $V_{GS} = +15V$	111
4-56	Threshold Voltage vs. Total Dose Radiation for All Oxide Polysilicon Gate Devices With $V_{GS} = -15V$	112
4-57	Threshold Voltage vs. Total Dose Radiation for All Oxide Polysilicon Gate With $V_{GS} = +5V$	113
4-58	Threshold Voltage vs. Total Dose Radiation for All Oxide Polysilicon Gate Devices With $V_{GS} = 0$	114

<u>Figure</u>		<u>Page</u>
4-59	Drain/Source Current vs. Gate Voltage for Wet-Dry-N ₂ Oxide	115
4-60	Drain/Source Current vs. Gate Voltage for Dry-Wet-N ₂ Oxide Devices	116
4-61	Drain/Source Current vs. Gate Voltage for Dry-Wet-N ₂ Oxide Devices After 2M Rad Total Dose Radiation	117
4-62	Drain/Source Current vs. Gate Voltage for a Wet-Dry-N ₂ After 2M Rad Total Dose Radiation	118
4-63	+20V DC Memory Window vs. Total Dose Radiation for Various Bias Conditions During Irradiation	121
4-64	Voltage Decay After Exposure to 1M Radiation Total Dose Level. From +20V DC State, at Various Bias Levels	23

LIST OF TABLES

<u>Table</u>		<u>Page</u>
4-1.	Comparison of the density of trapped holes and electrons, n_t^t , trapping distance, X_0 and cross section σ_t , for LPCVD and APCVD nitrides $T_{DEP}=750^{\circ}C$, $T_{MEAS}=25^{\circ}C$.	32
4-2.	<u>+20V</u> DC memory window, lot 4225	36
4-3.	Temperature bias stress test N^- substrate capacitor structures from device lot #4225. Devices includes APCVD, LPCVD and APCVD + LPCVD films with $X_n=425A$, 374A, and 143 + 294A.	37
4-4.	Temperature bias stress test for P^- substrates capacitor structures from device lot #4225. Devices includes APCVD, LPCVD and APCVD + LPCVD films with $X_n=429A$, 374A and 143 + 244A respectively.	38
4-5.	Variation in flatband voltage and threshold voltage as a function of doping procedures and time for polysilicon before memory nitride process.	39
4-6.	Memory gate and fixed threshold devices polysilicon gate over oxidized nitride.	41
4-7.	Heat treatment history received by the thin nitride $X_n=29A$ and 51A. The 391A film received a high temperature heat treatment only in columns B and F.	50

<u>Table</u>		<u>Page</u>
4-8.	Conductance - voltage relative peak heights, lot #01. Two step LPCVD nitride. $X_n=29A$ and 391A 51 + 391A. $NH_3:SiCl_2H_2=9:1$.	55
4-9.	Electron and hole decay rates, lot #01. Two step $NH_3:SiCl_2H_2=9:1$.	56
4-10.	Process sequence for all oxide polysilicon gate capacitor structures.	82
4-11.	Process sequence for dual dielectric device structures	93
4-12.	Process sequence for all oxide polysilicon gate transistor structures.	106
4-13.	List of channel lengths evaluated for all oxide polysilicon gate transistor structures.	107
4-14.	Variation in mobility and threshold voltage for different bias levels and oxide types at 2M RAD γ total dose radiation.	119

I. INTRODUCTION

The "MNOS/SOS Radiation Hardness Reliability Study" research and development program is directed toward improving the radiation hardness, performance and reliability of nonvolatile semiconductor memory.

In developing a device technology that is to be used to produce devices that will provide a required performance, there is a need for a sufficient amount of reliable performance data. From a reliable data base, device performance can be predicted and insight into the physics of operation is also obtained. This development approach involves establishing a data base which will be used to develop and verify physical models. The data and models will allow circuit designers to develop improved radiation hardened MNOS/SOS memories to satisfy a wide range of performance requirements for satellite, missile, and re-entry applications. The performance objectives for the MNOS/SOS technology are a total dose hardness to 10^6 rad (Si), dose rate survival of data to 10^{12} rads (Si)/sec, write cycle time in 1μ sec, read access time of 250 nano-seconds and retention of 24 hours after 10^{12} write reversals.

During the period of the program covered by this report, effort was focused on both memory and non-memory capacitor and

transistor device types. Devices have been fabricated in both bulk silicon substrate and silicon on sapphire (SOS), using a metal gate process. The polysilicon gate results to be reported are all fabricated in bulk silicon substrates. Most of the polysilicon gate data was derived from capacitors, fabricated in bulk silicon. The process variables that were considered included two nitride types, (Low Pressure Chemical Vapor Deposited films - LPCVD and Atmospheric Pressure Chemical Vapor Deposited films - APCVD) deposited with various gas ratios, and various anneal atmospheres and temperatures. Non-memory devices consisted of either an all oxide structure or a dual layer structure consisting of an oxide film over which a nitride is deposited. The thickness of the two films depends on the process being used.

As mentioned earlier, the bulk of the data is from capacitor structures which were fabricated in bulk silicon substrates. 90% of the Memory Transistor data, however, were obtained from devices fabricated in SOS substrates. Measurements that were made consist of the memory pulse response, memory retention, the charge distribution in the nitride films, temperature - bias stress stability, accelerated d. c. endurance stress characteristics and pulsed endurance stress characteristics. Total dose radiation testing has been performed on dual dielectric oxide/nitride metal gate transistor structure, all oxide polysilicon gate capacitor structures and all oxide polysilicon gate transistors processed



with an existing polysilicon gate CMNOS process and test pattern.

The density of traps in a Si_3N_4 film can be varied by changing the ammonia (NH_3) to silane (SiH_4) ratio in an APCVD film and the ammonia (NH_3) to dichlorosilane (SiCl_2H_2) ratio for the LPCVD structures. The speed in which the devices can be written can be increased. However, a degradation in charge retention is experienced. The clear/write endurance cycles of metal gate MNOS memory transistors was improved by annealing the memory nitride in a 100% H_2 ambient at 900°C . The structures annealed in H_2 have been stressed to 10^{11} cycles with minimum amount of degradation in the memory characteristics. The negative threshold voltage of a dual dielectric metal gate transistor structure was found to be less than -2V for a total dose radiation level of about 100K rads of silicon with a negative gate voltage $-V_{\text{GS}}$. The effect of the positive bias was much more severe than the negative bias. The n-channel polysilicon gate transistor structures shifted into depletion mode at relatively low total dose radiation level. The low radiation tolerance is believed to be due to a high temperature reflow step performed after the gate oxide has been grown.

2. THEORY

Numerous theoretical models have been advanced to describe the write erase operations of a MNOS memory device. A common agreement, however, is reached by each of the investigators proposing the different models, i.e. electrons and holes (under positive and negative bias respectively) are transported via a tunneling mechanism through the silicon dioxide into the silicon nitride. Here, the charge can become trapped by the silicon nitride, which results in a stored charge in the dielectric. This stored charge in turn produces a shift in the flatband voltage or threshold voltage in MNOS capacitors and/or transistors.

The schematic in Figure 2-1 illustrates the MNOS device structure and its electronic energy band diagram. When a positive bias is applied to the gate, electrons are injected across the oxide barrier and can become trapped in the nitride layer. The trapped electrons are manifested by a positive shift in the flatband voltage relative to its present position. The effect to a negative bias on the gate is the opposite. Holes are transported and trapped, resulting in a negative shift in the flatband voltage. The shift in flatband voltage can be written in terms of the trapped charge in the nitride, Q_n , and the average distance the charge is trapped into the nitride, \bar{d} . The equation depicting the relationship is,



80-0945-VA-1

Figure 2-1. Electronic energy band diagram of MNOS Structure

$$V_{FB} = -Q_N(X_N - \bar{d}) / \epsilon_N$$

2-1

Here ϵ_N is the nitride permittivity and X_N the thickness of the nitride film.

The electric field that is impressed across the nitride is impacted by the change in the flatband voltage coupled with the space charge region of the trapped charge. Because the region in the nitride over which the voltage is dropped becomes effectively smaller as the centroid of charge moves deeper into the film, the nitride field tends to increase. The relationship describing the field in the nitride taking into account the trapped charge, or the maximum field in the nitride, E_{NM} is,

$$E_{NM} = (V_g + V_{FB} \bar{d} / \bar{X}_N) / \bar{X}_N$$

2-2

where V_g is the applied gate voltage during charge injection, $\bar{X}_N = X_N - \bar{d}$, and the remaining terms having been defined earlier.

With the empirical derived linear relationships of Q_N and \bar{d} as a function of E_{NM} , and equation 2-1, the change in flatband voltage can now be expressed as a function of E_{NM} , giving;

$$V_{FB} = A_2 E_{NM}^2 + A_1 E_{NM} + A_0$$

2-3

Where:

$$A_2 = K_g K_d / \epsilon_N$$

$$A_1 = K_q (X_d - X_N - E_{TH} K_d) / \epsilon_N$$

and

$$A_0 = K_q E_{TH} (X_N - X_d) / \epsilon_N$$

The constraints K_q , K_d , X_d and E_{TH} are independent of nitride field and thickness and can be determined experimentally. 1,2,3

The charge retention or charge decay may be expressed in terms of the nitride, J_n and oxide, J_o current density, ⁴
i.e.

$$\sigma_t = -\partial Q_n / \partial t = J_n + J_o$$

2-4

The equation describing the decay rate by combining the various conduction mechanisms associated with the oxide and nitride is given by:

$$\sigma_t / \chi_n = \partial n_t(x,t) / \partial t = J \lambda / E (N_t - n_t(x,t)) - n_t(x,t) \nu \cdot \text{Exp}(-q/kT(\phi - \beta\sqrt{E})) - n_t(x,t)e^{-\alpha x} / \tau_1 \quad 2-5$$

where λ , ν , β , α and τ_1 , are constants related the material, n_t is the density of trapped charge, ϕ the trap energy depth and q is the unit electronic charge. Two additional equations are required to obtained a solution to equation 2-5. They are Poisson's equation.

$$-\partial^2 V / \partial x^2 = \partial E / \partial x = \rho / \epsilon \quad 2-6$$

and the continuity equation modified to the form,⁵

$$-\partial J / \partial t = \partial n_t / \partial t + n_t \cdot e^{-\alpha x} / \tau_1 \quad 2-7$$

It has been demonstrated, however, that at room temperature decay rate can be approximated by the following ⁶

$$\sigma_t = \sigma_i (1 - \ln(t/t_d) / \alpha_N X_N)$$

2-8

The constants α_N , t_d and σ_i are related to the material. A detailed discussion of these constants is found in reference 6.

3. EXPERIMENTAL APPROACH


A matrix of process variables has been established for various types of memory gate and non-memory gate insulator structures. Included are various nitride formation conditions using APCVD and LPCVD techniques, post dielectric deposition thermal anneals, and oxide-nitride interface barrier modification and formation. In addition to single nitride formation, two step nitride deposition schemes have also been investigated.

3.1 Device Cross Sections and Process Variables

The following discussions and illustrations will describe the different structures and variations in process parameters that have been investigated.

The structure used to determine the density of trapped charge, charge centroids, trapping length and trap cross sections is shown in Figure 3-1. These parameters were determined for both APCVD nitrides and LPCVD nitrides where the process variables were different NH_3 to SiH_4 and NH_3 SiCl_2H_2 ratios respectively.

The APCVD films were deposited with $\text{NH}_3:\text{SiH}_4$ ratios of 28:1, 150:1, 300:1, and 450:1. $\text{NH}_3:\text{SiCl}_2\text{H}_2$




LOT NO.	NH ₃ : RATIO	NITRIDE THICKNESS (ANGSTROMS)
4071	NH ₃ : SiCl ₂ H ₂ = 9:1	401, 605, 824, 1006
4193	NH ₃ : SiCl ₂ H ₂ = 3:1	337, 541, 716, 933
4112	NH ₃ : SiH ₄ = 28:1	400, 634, 852, 994
	NH ₃ : SiH ₄ = 150:1	461, 671, 881, 1023
	NH ₃ : SiH ₄ = 300:1	432, 625, 859, 1102
	NH ₃ : SiH ₄ = 450:1	380, 580, 790, 1025

80-0945-VA-2

Figure 3-1. Capacitor gate structures and process variables used to determine $N_{t, \text{eff}}$ (0), d , x_0 and V_t

ratios of 3:1 and 9:1 were used for the LPCVD nitrides. The diagram in Figure 3-2 shows the cross section for the structures containing the two step nitrides. The one case consisted of two layers with one (X_{n1}) more conductive than the other (X_{n2}). One structure contained as a first layer an APCVD nitride with a $\text{NH}_3:\text{SiN}_4$ ratio of 28:1 and a second layer of LPCVD nitride with a $\text{NH}_3:\text{SiCl}_2\text{H}_2$ of 9:1. The two step all LPCVD structure included a first layer with a $\text{NH}_3:\text{SiCl}_2\text{H}_2$ ratio of 3:1 and a second layer with a $\text{NH}_3:\text{SiCl}_2\text{H}_2 = 9:1$. The two step structure was also used to investigate the extent annealing thin layers, (25A to 50A), of silicon nitride influenced the electronic barrier at the oxide - nitride interface. The process parameters consisted of various gases and temperatures, in which either the first layer only or both layers were subjected to the anneal step.

The polysilicon gate process required the structures depicted in Figure 3-3 and 3-4. In Figure 3-3 the polysilicon before memory nitride process cross section is shown. The non-memory gate insulator is an all oxide structure. The process variables consisted of polysilicon thickness, phosphorous doping source and doping times. The cross sections in Figure 3-4 gives those structures that were used with polysilicon after memory nitride process. The non-memory gate insulator structure consists of an oxide over which the memory nitride is deposited. Note that in the polysilicon after memory nitride process, the memory nitride will undergo two



LOT 4236
LOT 4193
LOT 01

- LOT 4236
 $X_{N1} = 103 \text{ \AA}$ APCVD ($\text{NH}_3 : \text{SiH}_4 = 28:1$), $X_{N2} = 410 \text{ \AA}$ LPCVD ($\text{NH}_3 : \text{SiCl}_2\text{H}_2 = 9:1$)
 $X_{N1} = 172 \text{ \AA}$ APCVD ($\text{NH}_3 : \text{SiH}_4 = 28:1$), $X_{N2} = 299 \text{ \AA}$ LPCVD ($\text{NH}_3 : \text{SiCl}_2\text{H}_2 = 9:1$)
- LOT 4193
 $X_{N1} = 200 \text{ \AA}$ LPCVD ($\text{NH}_3 : \text{SiCl}_2\text{H}_2 = 3:1$), $X_{N2} = 103 \text{ \AA}$ LPCVD ($\text{NH}_3 : \text{SiCl}_2\text{H}_2 = 9:1$)
 $X_{N1} = 200 \text{ \AA}$ LPCVD ($\text{NH}_3 : \text{SiCl}_2\text{H}_2 = 3:1$), $X_{N2} = 204 \text{ \AA}$ LPCVD ($\text{NH}_3 : \text{SiCl}_2\text{H}_2 = 9:1$)

80-0845-VA-3


Figure 3-2. (a) Gate structure and process variables for two step nitrides.

0 LOT 01					
X _{N1}	ANNEAL AMBIENT	TEMP	X _{N2}	ANNEAL AMBIENT	TEMP
29 A	H ₂	900°C	391 A	None	None
29	H ₂	900	391 A	H ₂	900°C
29	N ₂	900	391 A	None	None
29	NH ₃	900	391 A	None	None
29	NH ₃	1100	391 A	None	None
51	H ₂	900	391 A	None	None
51	H ₂	900	391 A	H ₂	900°C
51	N ₂	900	391 A	None	None
51	NH ₃	900	391 A	None	None
51	NH ₃	1100	391 A	None	None

80-0945-VA-4

Figure 3-2.

(b) Process variation for two step barrier modification structures.



o LOT 4356 AND 4276

POLYSILICON THICKNESS	DOPING SOURCE	DRIVE TIME	TEMP
3.8K	PHOSPHINE	15 MIN	900°C
3.8K	PHOSPHORUS GLASS	40	900
3.8K	PHOSPHORUS GLASS	25	900
6.1K	PHOSPHINE	15	900
6.1K	PHOSPHORUS GLASS	40	900
6.1K	PHOSPHORUS GLASS	25	900

80-0845-VA-5

Figure 3-3. Gate structures and process variables of polysilicon before memory nitride process.





Figure 3-4. Gate structures of polysilicon after memory nitride process. 80-0845-VA-6

additional temperature steps when compared to the polysilicon before memory nitride process. The two additional steps are the polysilicon deposition and doping sequences

The test pattern to be used with the X-ray Photoelectron Spectroscopy (XPS) work is shown in Figure 3-5. With this design capacitors are fabricated that can be stressed electrically with both polarities. Several size capacitors are available which allow various electrical tests and XPS experiments to be performed.

3.2 Test Pattern Descriptions

The 6203T is a MNOS/SOS device test pattern designed to characterize the electrically programmable non-volatile memory. Figure 3-6 presents a global view of the test vehicle. A test pattern containing continuity checks, contact window tests, resistor strings and a N^- substrate thick field capacitor is available. Figure 3-7 shows the test structures found in test pattern 2. Included are P and N-channel enhancement mode transistors, with various channel lengths and widths, P^+ and N^+ dogbones, P^- and N^- substrate thick field capacitors. Test pattern 3 is shown in Figure 3-8 to contain N-channel depletion and enhancement mode device, P-channel enhancement mode devices, an input protect network and continuity checks of the P^+ , N^+ and metal. N-channel depletion mode and enhancement mode devices, PSM memory subcells, memory



81-1025-V-37

Figure 3-5. X-ray Photoelectron Spectroscopy (XPS) test pattern.

6023 T

11 A

013178




Figure 3-6.

6023T MNOS/SOS memory test vehicle.




Figure 3-7. In-line process control test pattern 2.




Figure 3-8.

In-line process control test pattern 3.

capacitor structures, input protect network and diode, and a P⁻ dogbone are found in test pattern 4, Figure 3-9. In Figure 3-10, test pattern 5 is shown to have large N-channel and P-channel Drain Source protected memory transistors, PSM memory subcells, various capacitor structures and P-channel enhancement mode devices. Non-memory transistors with input protect circuitry test structures are shown in Figure 3-11, for P-channel enhancement mode and N-channel depletion mode devices. The memory transistor structures are shown in Figure 3-12. These devices are identical to those used in the memory, but containing only four transistors.




Figure 3-9. In-line process control test pattern 4.




Figure 3-10. 6023T in-line process control test pattern




Figure 3-11.

Non-memory P-channel enhancement mode and N-channel depletion mode test structures.





Figure 3-12. In-line process control memory array subcell structure

4.0 EXPERIMENTAL DATA

4.1 Charge Trapping in Nitride

The density of trapped charge and trapping length is plotted as a function of $\text{NH}_3:\text{SiH}_4$ ratio for APCVD nitrides in Figure 4-1 and $\text{NH}_3:\text{SiCl}_2\text{H}_2$ ratio for LPCVD nitrides in Figure 4-2. It is noted that the density of trapped charge decreases while the trapping length increases as the $\text{NH}_3:\text{SiH}_4$ ratio increases for the APCVD films. The same trend is observed for $\text{NH}_3:\text{SiCl}_2\text{H}_2$ ratios for the LPCVD nitride. These data are summarized in Table 4-1 where the trap cross sections are also given. In Figure 4-3 the density of trapped charge is plotted as a function of the charge centroid at various temperatures for a 9:1 ($\text{NH}_3:\text{SiCl}_2\text{H}_2$) LPCVD film. It is observed that the electron charge centroid is influenced by temperature to a larger degree than holes. At room temperature the hole centroid is larger than electrons; however, at 125°C the electron centroid has become larger, and the density of trapped charge has decreased. The minimum nitride thickness is shown as a function of the slope of the charge density vs centroid curves $\partial Q_n / \partial \bar{d} = S$, and X_0 in Figure 4-4 at 25°C . An arbitrary stored charge level to $1\mu\text{C}/\text{cm}^2$ was chosen because of the lack of detrapping in the nitride even at relatively high fields. The minimum nitride thickness is shown to approach twice the trapping length



80-0945-VA-7

Figure 4-1. $N_t^{\text{st}}(\text{o})$ and X_o vs. $\text{NH}_3:\text{SiH}_4$ ratio (APCVD)





Figure 4-2. $n_t^{\text{st}}(0)$ and X_0 vs. $\text{NH}_3:\text{SiCl}_2$ ratio (LPCVD)

Table 4-1. Comparison of the density of trapped holes and electrons, n_t^{st} , trapping distance, X_0 and cross section, for LPCVD and APCVD nitrides
 $T_{DEP}=750^\circ\text{C}$, $T_{MEAS}=25^\circ\text{C}$.

NITRIDE TYPE	APCVD		LPCVD	
	NH ₃ :SiH ₄ RATIO	28:1	HOLES	HOLES
CARRIER	HOLES	HOLES	HOLES	HOLES
$n_t^{st}(0) = N_t$ (#/cm ³)	4.0	3.54	3.31	3.23 x 10 ¹⁸
X_0 (Å)	59	76	90	109
σ_t (cm ²)	4.23	3.71	3.35	2.84 x 10 ⁻¹³
				1.41 x 10 ⁻¹³

NITRIDE TYPE	APCVD		LPCVD	
	NH ₃ :SiCl ₂ H ₂	28:1	HOLES	HOLES
CARRIER	HOLES	HOLES	HOLES	HOLES
$n_t^{st}(0) = N_t$ (#/cm ³)	4.73	4.38	4.09	4.02 x 10 ¹⁸
X_0 (Å)	25	43	63	79
σ_t (cm ²)	8.62	5.36	3.86	3.17 x 10 ⁻¹³
				1.98 x 10 ⁻¹³

80-0945-VA-9



79-0858 V.4

Figure 4-3. Trapped charge density vs charge centroid




Figure 4-4. Minimum nitride thickness vs. trapped charge density and trapping length

($2X_0$) as the density of trapped charge, S , increases or the stored nitride charge, Q_n decrease.

4.2 D-C Memory Window and Non-Memory Threshold

The data summarized in Tables 4-2 thru 4-6 are the result of both polysilicon and metal gate capacitor structures fabricated on both bulk and SOS substrates. The data in Table 4-2 gives the ± 20 VDC memory window size for various memory nitride gate structures and post anneal treatments. Since the memory transistor is a Drain Source Protected Structure (DSP), the positive threshold value V_T^+ is an indication of the non-memory threshold voltage. The positive shift in both the threshold voltage and center of the memory window when the devices were post H_2 annealed suggest that the fixed positive charge in the nitride is being decreased. It is also observed that at the ± 20 V bias level the memory window is larger for the H_2 annealed devices for each of the gate structures. The temperature bias stability of the devices was obtained from capacitor C-V measurements. Table 4-3 shows the results for ± 20 V voltage bias and 200°C temperature stress for a N^- substrate structure while the results for a P^- substrate structure are shown in Table 4-4. It should be noted that the above data (Table 4-2 thru 4-4) are for metal gate devices fabricated in an SOS substrate. The polysilicon gate non-memory all oxide structure flatband and threshold voltage values, are shown in Table 4-5. The process variables included

Table 4-2. +20V DC memory window, lot 4225

Wafer#	Thickness		Treatment	Sample Size	V_T^+	V_T^-	ΔV_T
	X1 + X2	= X _N					
2	429A	+ 0 = 429A	2	8	-3.85	-9.48	5.68
3	429	+ 0 = 429	1	15	-7.5	-11.58	4.08
5	143	+ 244 = 387	1	20	-6.5	-10.50	4.00
7	143	+ 244 = 387	2	8	-4.23	-8.78	4.55
9	0	+ 374 = 374	2	18	-2.86	-7.74	4.88
12	0	+ 374 = 374	1	13	-5.98	-9.45	3.47

$V_T^- = -20V$ dc State, $V_T^+ = +20V$ dc State

Nitrides Types

X1 - APCVD Nitride, $NH_3:SiH_4 = 28:1$
X2 - LPCVD Nitride, $NH_3:SiH_4 = 9:1$

Special Treatments and Anneals

- 1 - No Treatment
- 2 - Nitride Oxidized in Steam for 30 min at 900°C, Followed by a 900°C Anneal in H_2 for 60 min.

Table 4-3. Temperature bias stress test N^- substrate capacitor structures from device lot #4225. Devices includes APCVD, LPCVD and APCVD + LPCVD films with $X_N=425A$, 374A, and 143 + 294A.

	APCVD NITRIDE (28:1, $X_N = 428A$)	LPCVD NITRIDE (9:1, $X_N = 374A$)	APCVD, 28:1 $X_N = 143A$ LPCVD, 9:1 $X_N = 244A$
NITRIDE OXIDATION & H_2 ANNEAL FOR 60 MINUTES AT 800°C	WAFER 2 N^- GATE $V_{FB} = -0.9$ $+20V = 0$ $-20V = 0.1$	WAFER 9 N^- GATE $V_{FB} = -0.6$ $+20V = 0$ $-20V = 0$	WAFER 7 N^- GATE $V_{FB} = -0.2$ $+20V = 0$ $-20V = 0.2$
NO ANNEAL	WAFER 3 N^- GATE $V_{FB} = -1.9$ $+20V = 0$ $-20V = 0$	WAFER 12 N^- GATE $V_{FB} = -2.0$ $+20V = 0$ $-20V = 0$	WAFER 5 N^- GATE $V_{FB} = -1.9$ $+20V = 0$ $-20V = 0$

STRESS TEMPERATURE 200°C

80-0845-VA-10

Table 4-4. Temperature bias stress test for P⁻ substrates capacitor structures from device lot #4225. Devices includes APCVD, LPCVD and APCVD + LPCVD films with X_N=429A, 374A and 143 + 244A respectively.

	APCVD NITRIDE (28:1, X _N = 428A ⁰)	LPCVD NITRIDE (9:1, X _N = 374A ⁰)	APCVD/28:1 X _N = 143A LPCVD/9:1 X _N = 244A
NITRIDE OXIDATION & H ₂ ANNEAL FOR 60 MINUTES AT 900°C	WAFER 2 P ⁻ GATE V _{FB} = 2.1 +20V = 0 -20V = 0.2	WAFER 9 P ⁻ GATE V _{FB} = 2.5 +20V = 0.2 -20V = 0	WAFER 7 P ⁻ GATE V _{FB} = 2.9 +20V = 0 -20V = 0
NO ANNEAL	WAFER 3 P ⁻ GATE V _{FB} = -3.4 +20V = 0 -20V = 0	WAFER 12 P ⁻ GATE V _{FB} = -4.1 +20V = 0.05 -20V = 0	WAFER 5 P ⁻ GATE V _{FB} = -3.9 +20V = 0.3 -20V = 0

STRESS TEMPERATURE 200°C

80-0945-VA-11

Table 4-5. Variation in flatband voltage and threshold voltage as a function of doping procedures and time for polysilicon before memory nitride process.

DOPING SOURCE POLYSILICON THICKNESS	PHOSPHINE 900°C, 15 MIN	DOPED GLASS 900°C, 40 MIN	DOPED GLASS 900°C, 25 MIN
	3.6K Å	5.8K Å	
	WAFER 1 $V_{FB} = -1.15$ $V_T = -1.8$	WAFER 3 $V_{FB} = -0.85$ $V_T = -1.39$	WAFER 5 $V_{FB} = 0.77$ $V_T = -1.38$
	WAFER 7 $V_{FB} = -1.54$ $V_T = -2.17$	WAFER 9 $V_{FB} = -1.29$ $V_T = -2.07$	WAFER 11 $V_{FB} = -1.10$ $V_T = -2.00$

$X_{OX} = 822 \text{ Å}$, SAMPLE SIZE = 5

80-0845-VA-12

polysilicon thickness, doping source and doping times. The results tend to suggest that for the 3.6KA polysilicon layer, a small amount of phosphorous could be tailing into the oxide. Non-memory threshold voltage data and $\pm 20V$ memory window sizes data in Table 4-6 are given for the polysilicon gate over oxidized nitride. It was observed that oxidizing for 60 minutes as opposed to 30 minutes did not appear to have any significant effect.

4.3 Pulse Response of Capacitor Structures

The curves presented in this section describes the pulse response of capacitor structures for electron injection. The devices were fabricated on n-type silicon without a means to contact the p-type inversion layer, disallowing pulsing with a negative polarity or hole injection. The flatband voltage shift, V_{FB} , produced by a μsec pulse as a function of $\text{NH}_3:\text{SiH}_4$ ratio for various field levels are shown in Figure 4-5. In Figure 4-6, V_{FB} is shown as a function of pulse width for a $\text{NH}_3:\text{SiH}_4$ ratio of 150:1 and a $\text{NH}_3:\text{SiH}_4$ ratio of 28:1 in Figure 4-7. The pulse response of the two step nitride consisting of a 102A (28:1 APCVD) + 401A (9:1 LPCVD) and 172A (28:1 APCVD) + 299A (9:1 LPCVD) are shown as a function of pulse width for various nitride fields in Figures 4-8 and 4-9 respectively. Figures 4-10 and 4-11 shows the pulse response of a 200A (3:1 LPCVD) + 102A (9:1 LPCVD) and a 200A (3:1 LPCVD) + 204A (9:1 LPCVD) film respectively. The

Table 4-6. Memory gate and fixed threshold devices polysilicon gate over oxidized nitride.

WAFER NO. 2*			
V^{+}_{TM} -3.93	V^{-}_{TM} -10.62	V_{YM} 14.55	V_{TF} -1.06

WAFER NO. 3**			
-4.08	-10.63	15.43	-1.24

SAMPLE SIZE = 3
 THE GATE OF THE FIXED THRESHOLD DEVICE CONSIST OF A NITRIDE/OXIDE STRUCTURE WITH $X_0 = 875 \text{ \AA}$
 AND $X_N = 499 \text{ \AA}$
 * OXIDIZED NITRIDE FOR 30 MIN IN STEAM AT 900°C
 ** OXIDIZED NITRIDE FOR 60 MIN IN STEAM AT 900°C
 V^{+}_{TM} -- +20 V DC STATE
 V^{-}_{TM} -- -20V DC STATE

80-0945-VA-13




Figure 4-5. Flatband voltage vs. $NH_3:SiH_4$ ratio




Figure 4-6. Flatband voltage vs. pulse width single APCVD nitride with $\text{NH}_3:\text{SiH}_4=150:1$






Figure 4-7. Flatband voltage vs. pulse width single APCVD nitride with $\text{NH}_3:\text{SiH}_4 = 28:1$, $X_N = 400 \text{ \AA}$



80-0945-VA-17

Figure 4-8. Flatband voltage vs. pulse width. Two step nitride, APCVD ($\text{NH}_3:\text{SiH}_4=28:L$) + LPCVD ($\text{NH}_3:\text{SiCl}_2\text{H}_2=9:1$), $X_N = 103A + 401A$



80-0946-VA-18

Figure 4-9. Flatband voltage vs. pulse width. Two step nitride, APCVD ($NH_3:SiH_4 = 28:1$) + LPCVD ($NH_3:SiCl_2H_2 = (9:1)$, $X_n = 172 + 299A$)




Figure 4-10. Flatband voltage vs. pulse width. Two step LPCVD nitride. $X_n = 200A$ ($NH_3:SiCl_2H_2 = 3:1$) +103A ($NH_3:SiCl_2H_2=9:1$)

80-0848-VA-19




Figure 4-11. Flatband voltage vs. pulse width. Two step LPCVD nitride. 200A ($\text{NH}_3:\text{SiCl}_2\text{H}_2 = 3:1$) + 204A ($\text{NH}_3:\text{SiCl}_2\text{H}_2 = 9:1$)

pulse response is larger for the low conductive film, $\text{NH}_3:\text{SiH}_4 = 28:1$ (APCVD) for fields of 4.5 MV/cm (single nitride structure). The low value of flatband shift at which the 28:1 film saturates is attributed to detrapping at the leading edge of the charge centroid because of the relative high conductivity of the film. The optimum $\text{NH}_3:\text{SiH}_3$ ratio for a single APCVD nitride occurs between 28:1 and 450:1 for a 1usec pulse with amplitude 4.5 MV/cm. The heat treatment history in Table 4-7 gives the process variables of devices represented by the data presented in Figure 4-12 thru 4-14. In Figure 4-12 the flatband shift is shown as a function of post anneal treatment for a 1usec pulse and initial nitride field. The results for a 10usec pulse are shown in Figure 4-13 while Figure 4-14 depicts the behavior for a 100usec pulse width. The structures revealed that a larger pulse response was obtained for the device where the 51A layer nitride was annealed in N_2 . The nitride containing the 29A layer that was annealed in H_2 showed the slowest pulse responses when both nitride layers were annealed in H_2 . A positive shift in both the threshold or flatband voltage and the center of the memory window was observed again, suggesting a decrease in the fixed positive charge in the film.

4.4 Conductance and Retention Results

The relative conductance - voltage peak heights for the capacitor structures that contained the 29A and 51A thin

Table 4-7. Heat treatment history received by the thin ni'tride
 $X_N=29A$ and $51A$. The 391A film received a high
 temperature heat treatment only in columns B and F.

ANNEAL AMBIENT	$H_2 @ 800^{\circ}C$	$H_2 @ 800^{\circ}C$ + POST $H_2 @ 800^{\circ}C$	$N_2 @ 800^{\circ}C$	$NH_3 @ 1100^{\circ}C$
X_N				
$X_{N1} = 29 A$ $X_{N2} = 381 A$	COLUMN A	COLUMN B	COLUMN C	COLUMN D
$X_{N1} = 51 A$ $X_{N2} = 391 A$	COLUMN E	COLUMN F	COLUMN G	COLUMN H

80-0945-VA-21




Figure 4-12. Memory pulse response vs. nitride ameal. Pulse width; t_w = 1 μsec. Two step LPCVD nitride. X_n=29+391A and 51 + 391A. NH₃:SiCl₂H₂=3:1

80-0945-VA-22





Figure 4-13. Memory pulse response vs. nitride anneal ambient.
Pulse width, $t_w = 10 \mu\text{sec}$. Two step LPCVD nitride
 $X_n = 29+391A$ and $51+391A$. $NH_3:SiCl_4:H_2 = 9:1$



$t_p = 100 \mu\text{sec}$ (ΔV_{FB} vs E_{NO})

80-0945-VA-24

Figure 4-14. Memory pulse response vs. nitride anneal ambient.
Pulse width, $t_w=100\mu\text{sec}$. Two step LPCVD nitride
 $X_n = 29+391A$ and $51+391A$. $NH_3:SiCl_2H_2=9:1$

film over which 391A layer nitride was deposited (LPCVD with various post anneal treatments) are shown in Table 4-8. In Table 4-9, the electron and hole decay rates are presented. The structures that had the thin nitride films annealed in NH_3 had the smallest relative peak height, suggesting that these structures treated as such have the lowest interface state density. The charge decay was found to be lowest for the 29A layers that were annealed in NH_3 . The curves in Figure 4-15 and 4-16 shows the capacitance - voltage and conductance - voltage relationship for an SOS memory capacitor structure from a 6023T test pattern. The major variations observed in the unstressed device and a device that was stressed for 1 hour at 28V was a significant peak growth of the conductance peak of the stressed device when compared to the initial characteristics.

4.5 Endurance Cycling, Retention and Pulse Response for MNOS/SOS Memory Transistor

The wave shapes shown in Figure 4-17 are the stress cycle waveforms used to endurance cycle the devices. The curves in figure 4-18 gives the $\pm 20\text{V}$ DC memory threshold voltage as a function of endurance cycles for a 100usec pulse and an electric field stress of 5 MV/cm, for a memory gate dielectric structure consisting of a 374A LPCVD nitride. The one structure labeled annealed was post nitride annealed in H_2 for 30 min. at 900°C . The $\pm 20\text{V}$ memory window size is

Table 4-8. Conductance - voltage relative peak heights, lot #01. Two step LPCVD nitride. $X_{N1}=29A$ and 391A 51 + 391A. $NH_3:SiCl_4:H_2=9:1$.

ANNEAL AMBIENT	$H_2 @ 900^{\circ}C$	$H_2 @ 900^{\circ}C$ + POST $H_2 @ 900^{\circ}C$	$N_2 @ 900^{\circ}C$	$NH_3 @ 900^{\circ}C$	$NH_3 @ 1100^{\circ}C$
X_N					
$X_{N1} = 29 A$ $X_{N2} = 391 A$	0.9	1.00	0.83	0.38	0.25
$X_{N1} = 51 A$ $X_{N2} = 391 A$	0.6	1.00	0.43	0.36	0.30

THE CONDUCTANCE PEAK HEIGHT OF THE CONTROL SAMPLE WAS USED AS THE REFERENCE

80-0945-VA-26


Table 4-9. Electron and hole decay rates, lot #01. Two step

$\text{NH}_3:\text{SiCl}_2\text{H}_2=9:1$.

ANNEAL AMBIENT	H_2 @ 900°C	H_2 @ 900°C + POST H_2 @ 900°C	N_2 @ 900°C	NH_3 @ 900°C	NH_3 @ 1100°C
X_N					
$X_{N1} = 29 \text{ A}$ $X_{N2} = 391 \text{ A}$	ELECTRONS 0.55 HOLES 0.55	ELECTRONS 0.60 HOLES 0.50	ELECTRONS 0.55 HOLES 0.60	ELECTRONS 0.45 HOLES 0.30	ELECTRONS 0.40 HOLES 0.30
$X_{N1} = 51 \text{ A}$ $X_{N2} = 391 \text{ A}$	ELECTRONS 0.55 HOLES 0.55	ELECTRONS 0.60 HOLES 0.60	ELECTRONS 0.60 HOLES 0.60	ELECTRONS 0.60 HOLES 0.50	ELECTRONS 0.60 HOLES 0.60

DECAY RATES IN VOLTS/DECADE

80-0845-VA-27



nn-0945-VA-28

Figure 4-15.

Capacitance-voltage and conductance-voltage curve before and after bias stress. Capacitor structures fabricated using MNOS/SOS process sequence.





Figure 4-16. Capacitance-voltage and conductance-voltage curves after bias stressing. Capacitor structures fabricated with a MNOS/90S process sequence.



80-0845-VA-30

Figure 4-17. Stress cycle waveforms used for endurance stressing




Figure 4-18. +20V DC-window vs. endurance cycles, for devices annealed in H_2 and non-annealed structures. Pulse width, $t_w = 100 \mu\text{sec}$. $X_n = 374 \text{ \AA}$

shown as a function of endurance cycles in Figure 4-19, with the decay rates given after 10^9 cycles in Figure 4-20. The $\pm 20V$ DC memory threshold voltage level for a μsec pulse and an initial nitride field of 6 MV/cm for the same gate structures are given in Figure 4-21. The $\pm 20V$ DC memory window vs endurance cycles are shown in Figure 4-22. The initial voltage decay rate and the voltage decay rate after 10^{11} cycles are shown in Figures 4-23 and 4-24 for the non-annealed and H_2 annealed devices respectively. The results of a two step nitride structure consisting of a 143A (28:1 APCVD) + 244A (9:1 LPCVD) film are given in Figures 4-25 thru 4-29. The memory threshold voltage levels are shown as a function of endurance cycles for non-annealed and annealed devices are shown in Figure 4-25. In 4-26 the memory window size is depicted as a function of endurance cycles. The data retention is shown in Figure 4-27 and 4-28 for the unstressed structures and for the devices stressed to 10^{11} cycles respectively, while the voltage decay rate is shown as a function at endurance cycles in Figure 4-29 for devices that were annealed in H_2 and those structures that were not annealed. Note that the pulse memory windows and voltage decay rates were obtained for a pulse width of $100 \mu sec$ and a pulse amplitude of $\pm 27V$. The curves in Figure 4-30 show the pulse memory window response and data retention of a $+27, -29$ volt μsec pulse for the device structures that were stressed at 6 MV/cm with a pulse of μsec for 10^{11} cycles. In Figure 4-31 thru 4-34 the pulse response and data retention results are given for 374A (9:1 LPCVD) nitride




Figure 4-19.




Figure 4-20. +20V Memory window vs. time. for H₂ annealed and non-annealed devices after 10⁹ endurance cycles. Pulse width, t_w=100μsec, E_n = 5MV/cm




Figure 4-21. $\pm 20\text{V}$ DC-window vs. endurance cycles, for H₂ annealed and non-annealed devices. Pulse width, $t_w = 1 \mu\text{sec}$, $E_n = 6 \text{ MV/cm}$




Figure 4-22

+20V DC window vs. endurance cycles, for devices H_2 annealed and non-annealed structures. Pulse width, $t_w = 1 \mu\text{sec}$, $E_n = 6 \text{ MV/cm}$




Figure 4-23. Memory window vs. time, for non-annealed device that has not been stressed and structures stressed to 10^{11} cycles. Pulse width, $t_W = 1 \mu\text{sec}$, $E_H = 6 \text{ MV/cm}$




Figure 4-24. Memory window vs. time, for H_2 annealed device that has not been stressed and structures stressed to 10^{11} cycles. Pulse width $t_W = 1 \mu$ sec $E_N = 6$ MV/cm




Figure 4-25. +27V DC memory window vs. endurance cycles, for H_2 annealed and non-annealed two step nitride structures
Pulse width, $t_w = 1 \mu\text{sec}$ $E_n = 6 \text{ MV/cm}$




Figure 4-26. +20V DC memory window size vs. endurance cycles, for H_2 annealed and non-annealed two step nitride structures
 Pulse width, $t_W = 1 \mu\text{sec}$ $E_N = 6 \text{ MV/cm}$






Figure 4-27. Memory window vs. time, for H_2 annealed and non-annealed two step nitride structures before endurance stressing



80-0846-VA-41

Figure 4-28. Memory window vs. time, for H₂ annealed and non-annealed two step nitride structures after 10¹¹ endurance cycles. Pulse width, t_w=1μsec, E_n=6MV/cm



80-0945-VA-42

Figure 4-29. Decay rate vs endurance cycles, for H₂ annealed and non-annealed two step nitride structures. Pulse width t_w=1μsec, E_n = 6MV/cm




Figure 4-30. Memory window size vs. time, for H_2 annealed and non-annealed single nitride LPCVD structures. Pulse width, $t_W = 1\mu\text{sec}$, $E_n = 6\text{MV/cm}$





Figure 4-31. Memory window size vs. time (non-annealed devices).
 Pulse width, $t_w = 1\text{ } \mu\text{sec}$, $E_n = 7\text{ MV/cm}$



80-0945-VA-45

Figure 4-32. Memory window size vs. time (H_2 annealed devices).
 Pulse width, $t_w = 1\text{ }\mu\text{sec}$, $E_n = 7\text{ MV/cm}$





Figure 4-33. Memory decay rate vs. endurance cycles, for H_2 annealed and non-annealed devices. Pulse width, $t_W = 1 \mu\text{sec}$, $E_T = 7 \text{ MV/cm}$



88-0945-VA-47


Figure 4-34. $\pm 20\text{V}$ DC memory threshold voltage vs endurance cycles for H_2 annealed and non-annealed structures. Pulse width $t_w = 1 \mu\text{sec}$, $E_H = 7 \text{ MV/cm}$

structures that were both non-annealed and H₂ annealed. The stress conditions were nitride fields of 7 MV/cm with a pulse width of 1usec. The pulsed memory window sizes and decay rates were obtained with a +27 and a -29 1usec pulse width for writing and clearing. Figures 4-31 and 4-32 gives the pulsed memory window size and memory decay rate for the non-annealed devices and H₂ annealed structures respectively. The memory window size is shown as a function of time in Figure 4-33. The curves in Figure 4-34 and 4-35 depicts the +20V DC memory threshold voltage levels and memory window size respectively as a function of endurance cycles.

4.6 γ Total Dose Radiation Results

The effect total dose radiation has on various device types and gate dielectric structures have been investigated. The testing was performed using the Co⁶⁰ source at Hanscom AFB, Ma. Data were collected at total dose intervals of 10K, 50K, 100K, 500K and 1M Rad. A dose rate of 42K rads/min was used. The devices were measured immediately after irradiation to reduce short term annealing. The maximum time between the end of one dose level and the beginning of another dose level was about 45 min. The measurement included sweeping out the C-V curve in the case for capacitors and measuring threshold voltages when transistors were being tested.

The total dose radiation hardness of the following



80-0945-VA-48

Figure 4-35. $\pm 20\text{V}$ DC memory window vs. endurance, for H_2 annealed and non-annealed structures. Pulse width, $t_w = 1 \mu\text{sec}$, $E_n = 7 \text{ MV/cm}$

device types has been evaluated:

- (1) An all oxide polysilicon gate capacitor structure fabricated in an n-type bulk silicon substrate oriented in the $\langle 100 \rangle$ direction. A Segment of a MNOS/CMOS process was used to process the capacitors.
- (2) P-channel transistors with a dual dielectric ($\text{SiO}_2 / \text{Si}_3\text{N}_4$) gate structure fabricated in Silicon On Sapphire (SOS) using a MNOS/SOS process.
- (3) N-channel transistor with an all oxide polysilicon gate structure. The devices were fabricated using a MNOS/CMOS process. The starting material consisted of a n-type substrate oriented in the $\langle 100 \rangle$ direction.
- (4) Un-protected p-channel polysilicon gate MNOS memory transistors. The devices were fabricated with a MNOS/CMOS process.

4.6.1 All oxide polysilicon gate capacitor structures.

The devices were fabricated with a MNOS/CMOS

process. The starting material was an N <100> bulk silicon substrate, with a resistivity of 3-9 Ω -cm. The gate oxide was grown at 900°C to 830Å using a dry wet dry process. 6KÅ of polysilicon was then deposited and subsequently phosphorus doped. The polysilicon was oxidized at 900°C followed by a 490Å LPCVD silicon nitride deposition. The process sequence of the gate structure is summarized in Table 4-10. An initial charge associated with the SiO₂ structure was calculated to be $2.2 \times 10^{11}/\text{cm}^2$.

The Capacitance-Voltage (C-V) plots in Figure 4-36 and 4-37 shows temperature bias stress stability results for these structures. Each curve represents a different wafer, with a sample size of 5 taken from each wafer. The devices were stressed to a voltage level of +20V at a temperature of 185°C. The stress cycle was conducted as follows. The pre-stressed curve was obtained at room temperature. The device was then subjected to a +20V bias and the temperature was increased to 185°C. This temperature was held for 5 minutes while the voltage was maintained at +20V. The structure was subsequently cooled to room temperature under the constant voltage bias. At room temperature the bias was removed and the +20V stress curve obtained by sweeping the C-V curve from a +6V to -14V. The -20V stress curve was produced by the same procedure given for the +20V polarity. The C-V curve was obtained by sweeping from a -14V to +6V.

Table 4-10. Process sequence for all oxide polysilicon gate capacitor structures.

Oxidation

Dry - 30 min
Wet - 25 min
N₂ - 30 min
900°C
X_{ox} - 830A

Polysilicon Deposition

X = 6KA

Polysilicon Doping

Phosphine Source
18 min
900°C


Polysilicon Oxidation

Dry - 30 min
Wet - 25 min
N₂ - 30 min
X_{ox} 810A

Nitride Deposition

LPCVD
NH₃:SiCl₂H₂ = 9:1
750°C
X_N = 490A


81-1025-V-32



81-1025-V-30

Figure 4-36. C-V plot showing +20V, 185°C TBS stability test for all oxide polysilicon gate device structure.
 X_{ox} = 830Å, Sample size = 5, Wafer #7

C-V PLOT



81-1025-V-29

Figure 4-37. C-V plot showing $\pm 20V$, $185^\circ C$ TBS stability test for all oxide polysilicon gate device structure. $X_{ox} = 830\text{\AA}$, sample size=5, wafer #8

The flatband voltage shift and threshold voltage variations are plotted as a function of total dose radiation in Figures 4-38 thru 4-41. The flatband voltage was observed to be at $C/C_0 = 0.65$. The point on the C-V curve where the device begins to go into deep inversion was taken to be the threshold voltage. The change in threshold and flatband voltage for devices that did not have a bias applied to the gate is shown by the curves in Figure 4-38. Large threshold voltage changes are observed after 100K rads(Si) while the flatband voltage change is not as pronounced. Similar trends are noted when the gate is biased with a -8V, -18V, and +12V. The change in both threshold and flatband voltage are greatest when the gate was biased with a +12 volts. Here, a threshold voltage shift of less than about 2V occur up to a total dose level of about 100K rad (Si). The curves in Figure 4-42 gives the change in threshold voltage as a function of total dose radiation for each bias condition $V_G=0V$, -8V, -18V and +12V. The curves shown in Figure 4-43 depict the flatband voltage change with total dose γ radiation. From these plots it is noted that the +12V gate bias is the most severe condition the structures are subjected to.

4.6.2 Dual dielectric MNOS/SOS Transistor Structures

The Metal Nitride Oxide/Silicon On Sapphire

AD-A118 864 WESTINGHOUSE DEFENSE AND ELECTRONIC SYSTEMS CENTER B-ETC F/O 9/5
MWS/SOS RADIATION HARDNESS PERFORMANCE AND RELIABILITY STUDY.(U)
MAY 82 F L HAMPTON, J R CRICCHI F19628-79-C-0133


WESTINGHOUSE DEFENSE AND ELECTRONIC SYSTEMS CENTER B--ETC F/O 9/5
MNOS/SOS RADIATION HARDNESS PERFORMANCE AND RELIABILITY STUDY.(U)
MAY 82 F L HAMPTON, J R CRICCHI F10620-70-C-0133

RADC-TR-82-89

NL

• **1991** – 1992


END
DATE
FILMED
10 82
DTIC



81-1025-V-28


Figure 4-38.

Change in flatband and threshold voltage as a function of total dose γ radiation. All oxide polysilicon gate capacitor structures, $V_G = 0V$.



81-1026-V-27

Figure 4-39. Charge in flatband and threshold voltage as a function of total dose γ radiation. All oxide polysilicon gate capacitor structure. $V_G = -8V$



81-1025-V-28

Figure 4-40. Change in flatband and threshold voltage. As a function of total dose γ radiation. All oxide polysilicon gate capacitor structures. $V_G = -18V$.




Figure 4-41. Change in flatband and threshold voltage as a function of total dose γ radiation.
All oxide poly-silicon gate capacitor structures.
 $V_G = +12V$.





Figure 4-42. Variations in threshold voltage change with total dose γ radiation from various gate bias levels. All oxide polysilicon gate capacitor.



81-1025-V-23

Figure 4-43. Variation in flatband voltage change with total dose γ radiation for various gate bias levels. All oxide polysilicon gate capacitors.

(MNOS/SOS) process was used to fabricate the dual dielectric ($\text{SiO}_2/\text{Si}_3\text{N}_4$) gate structures. An oxide thickness of 77A was grown followed by a 1457A silicon nitride deposition. The nitride was deposited with a low pressure chemical vapor deposition reactor. The film was deposited with an ammonia (NH_3) to dichlorosilane (SiCl_2H_2) ratio of 9:1 at a temperature of 750°C , see Table 4-11. Note that the nitride layer consist of two depositions, a thick film (1083A) followed by the memory nitride (374A). Some of the devices had an oxidation and followed by an H_2 anneal incorporated into the process immediately following the memory nitride deposition. The transistors evaluated were p-type. The following gives the five (5) dfferent biasing levels and associated channel lengths that were used:

- (1) Transistor T1; $V_{\text{GS}} = -12\text{V}$, $V_{\text{DS}} = 0\text{V}$, $L=4\mu\text{m}$
- (2) Transistor T2; $V_{\text{GS}} = 0\text{V}$, $V_{\text{DS}} = -20\text{V}$, $L=4\mu\text{m}$
- (3) Transistor T3; $V_{\text{GS}} = -30\text{V}$, $V_{\text{DS}}=0\text{V}$, $L=7\mu\text{m}$
- (4) Transistor T4; $V_{\text{GS}} = -20\text{V}$, $V_{\text{DS}} = 0\text{V}$, $L=7\mu\text{m}$
- (5) Transistor T5; $V_{\text{GS}} = 0\text{V}$, $V_{\text{DS}} = -30\text{V}$, $L=9\mu\text{m}$

V_{GS} . is the gate to source voltage, V_{DS} , the drain to

Table 4-11. Process sequence for dual dielectric device structures

Oxidation

Dry O₂, 11 min
900°C
X_{ox} = 77Å

Fixed Threshold Nitride

LPCVD
750°C
NH₃:SiCl₂H₂ = 9:1
X_N = 1083Å

Memory Nitride

LPCVD
750°C
NH₃:SiCl₂H₂ = 9:1
X_N = 374Å


Anneal

100% H₂
900°C
30 Minutes

81-1025-V-33

source voltage, and L , the channel length of the device. The diagrams in Figure 4-44 present the circuit configuration and biasing schemes used to establish the above conditions.


The variation in threshold voltage is shown as a function of total dose radiations in Figure 4-45 thru 4-52. The threshold voltage was taken to be the gate voltage necessary to produce a drain to source current (I_{DS}) of 10uA with a drain to source voltage (V_{DS}) of -10V. The curves in Figure 4-45, show the threshold voltage as a function of total dose radiation for structures that were annealed in H_2 and those that did not have an anneal. The biasing condition of T1 was used in this case. It is noted that both curves are similar in behavior. An increasing negative shift in the threshold voltage occurs as the total dose level increases. In Figure 4-46 it is seen that the threshold voltage of the structure that was annealed in H_2 and biased using the configuration T2, tends to shift negative as the total radiation dose increased. The threshold voltage of the devices that were not annealed shifted in a positive direction relative to the initial threshold voltage value of the structures prior to being irradiated. The same behavior was observed for the devices that were biased under the condition of T5. The difference in biasing condition between T2 and T5 is the voltage applied between the drain and source, see Figure 4-44. T2 has -20V applied between drain and source, while a drain-source bias of T5 was -30V. Thus a -10V difference



81-1025-V-22

Figure 4-44.

Circuit configuration and biasing scheme for radiation testing. Transistor structures consist of SiO_2/Si_3N_4 gate fabricated using a MNOS/SOS process.



81-1026-V-21

Figure 4-45. Threshold voltage as a function of total dose γ radiation dual dielectric; $X_{ox} = 77\text{\AA}$, $X_H = 1400\text{\AA}$, $V_{DS} = 0V$, $V_{GS} = -12V$.





Figure 4-46. Threshold voltage as a function of total dose γ radiation dual dielectric, $X_{OX}=77A$, $X_n=1400A$, $V_{GS} = 0V$, $V_{DS} = -20V$.

81-1025-V-20



81-1025-V-19

Figure 4-47. Threshold voltage and I_{DSO} as a function of total dose γ radiation. Dual dielectric; $X_{OX}=77\text{\AA}$, $X_n=1400\text{\AA}$, $V_{GS}=-30\text{V}$, $V_{DS}=0\text{V}$.






Figure 4-48. Threshold voltage and I_{DSO} as a function of total dose γ radiation. Dual dielectric; $X_{OX}=77\text{\AA}$, $X_H=1400\text{\AA}$, $V_{GS}=-20V$, $V_{DS}=0V$.

81-1025-V-18




81-1025-V-17

Figure 4-49. Threshold voltage vs total dose γ radiation dual dielectric: $X_{ox}=77\text{\AA}$, $X_n=1400\text{\AA}$, $V_{GS}=0V$, $V_{DS}=-30V$.




81-1025-V-16

Figure 4-50. Change in threshold voltage as a function of total dose γ radiation: Dual dielectric, $X_{OX}=77\text{\AA}$, $X_n=1400\text{\AA}$, $V_{GS}=-12\text{V}$, $V_{DS}=0\text{V}$.



81-1028-V-15

Figure 4-51. Change in threshold voltage as a function of total dose γ radiation. Dual dielectric: $X_{ox}=77\text{\AA}$, $X_h=1400\text{\AA}$, $V_{GS}=0V$, $V_{DS}=-20V$.



81-1025-V-14

Figure 4-52. Change in threshold voltage as a function of total dose γ radiation. Dual dielectric structure: $X_{ox}=77\text{\AA}$, $X_n=1400\text{\AA}$, $V_{GS}=0V$.

occured between the drain-source bias level while the gate voltage was equal, $V_{GS}=0$. The similar variation in the threshold voltage between T2 and T5, suggests that no detectable changes occur when V_{DS} is changed from -20V to -30V, see Figures 4-51 and 4-52.

In Figure 4-47, the plots shows both H_2 annealed devices and those structures that were not annealed going into depletion at the 50K rad total dose level. Here, $V_{GS} = -30V$ and $V_{DS} = 0$. The biasing configuration with $V_{GS} = -20V$ and $V_{DS} = 0V$ (T4), caused the devices to go into depletion at a 100K rad total dose level. The degree to which the transistors goes into depletion is larger for the condition of T3 than for T4. From the results given in Figure 4-50, it can be surmised that the devices that were H_2 annealed and those structures not receiving the anneal are affected in a similar manner for total dose radiation up to 1M rad. A shift of less than 2V was observed in the threshold voltage for structures biased with $V_{GS} = -12V$ and $V_{DS} = 0V$ (T1), to about 100K rads (S1), Figure 4-45. The slight positive shift in threshold voltage as a function of total dose radiation for the devices that did not receive an H_2 anneal and biased using the configuration of T2 and T5 is shown in Figure 4-51 and 4-52. The threshold voltage of the H_2 annealed structures shift negative as the total dose radiation level increase and exceeds the 2V mark after 500K rads. The threshold voltage shift for the device not receiving a post nitride anneal did

not exceed more than 0.9V, which occurred at 500K rads.

4.6.3 All Oxide Polysilicon Gate Transistor Devices

Devices fabricated using two (2) gate oxide growth processes were evaluated as a function of total dose radiation. One oxide type was grown with a procedure involving a dry followed by a wet sequence with the final step an anneal in 100% N₂ (DWN). The second type oxide was grown with a wet followed by a dry sequence with a subsequent N₂ anneal (WWD). The process sequence depicting the gate growth conditions are shown in Table 4-12. The thickness of the oxide films was 721A and 696A for the DWN and WDN sequence respectively. Structures with various channel lengths were tested, see Table 4-13. The response of these structures with total dose radiation level was observed to be independent of channel length, therefore the data that will be presented comes from one device, the transistor with a channel length of 10um i.e. device #5.

The gate bias condition were +20V, +15V, +5V and 0V. The source, drain and substrate were held at ground potential, 0V. The threshold voltage was measured to be the gate voltage necessary to cause a drain current of 1uA to flow when the drain was biased with +5V relative to the source.

Table 4-12. Process sequence for all oxide polysilicon gate transistor structures.

Oxidation

1. Dry - 25 min
Wet - 10 min
N₂ - 15 min
900°C
X_{ox} = 696Å

2. Wet - 20 min
Dry - 25 min
N₂ - 15 min
900°C
X_{ox} = 721Å

Polysilicon Deposition

X_p = 5KÅ

Polysilicon Doping

Phosphine
900°C

Nitride Deposition

LPCVD
NH₃:SiCl₂H₂ = 9:1
750°C

Reflow Anneal

100% N₂
1050°C
Time = 20 min

Post Deposition Anneal

100%
900°C
Time = 30 min

81-1025-V-34

Table 4-13. List of channel lengths evaluated for all oxide polysilicon gate transistor structures.

Device #	Channel Length
2	4 μ
3	5 μ
4	6 μ
5	10 μ


Dry-Wet-N₂; DWN

Wet-Dry-N₂; WDN

The variation in threshold voltage as a function of γ total dose level is given in Figures 4-33 thru 4-58. All devices shifted in a negative direction as the dose level increased. Each of the structures that had a non-zero gate bias shifted into depletion at a relatively low dose level. The devices with WDN oxide gate degraded more severely with γ total dose radiation than did the films grown with the DWN sequence. Also, the positive bias degraded the structure much more severely than the negative bias.


Curves showing the square root of the drain current as a function of the gate to source voltage are given in Figures 4-59 and 4-60, for the WDN and DWN oxides respectively. $\sqrt{I_{DS}}$ is plotted as a function of V_{GS} for bias levels of 0V, -15V and -20V for the DWN film in Figure 4-61, and the WDN structure in Figure 4-62, after being subjected to a 2M rad total dose level. From these data it is observed that the threshold voltage variation is influenced by the lateral shift in the curves, (oxide charge and interface state build up), and the slope change (mobility degradation). Table 4-14 summarizes these where $\sqrt{\beta/2}$ has been calculated for the -20V, -15V and 0V bias level.

The susceptibility to radiation damage by these structures is clearly apparent. However, the oxide grown with the DWN process was observed to be harder than the film grown




81 1025-V-12

Figure 4-53. Threshold voltage vs. γ total dose radiation for all oxide polysilicon gate devices with $V_{GS}=+20V$.



81-1026-V-13

Figure 4-54. Threshold voltage vs. γ total dose radiation for all oxide polysilicon gate devices with $V_{GS} = -20V$.



81-1025-V-11

Figure 4-55. Threshold voltage vs γ total dose radiation for all oxide polysilicon gate devices with $V_{GS}=+15V$.






Figure 4-56. Threshold voltage vs γ total dose radiation for all oxide polysilicon gate devices with $V_{GS} = -15V$.

81-1028-V-10



81-1025-V-9

Figure 4-57. Threshold voltage vs γ total dose radiation for all oxide polysilicon gate with $V_{GS}=+5V$.



81-1025-V-8

Figure 4-58. Threshold voltage vs γ total dose radiation for all oxide polysilicon gate devices with $V_{GS}=0$.






Figure 4-59. Drain/Source current vs. gate voltage for Wet-Dry-N₂ oxide.




81-1025-V-6

Figure 4-60. Drain/Source current vs. gate voltage for Dry-Wet- N_2 oxide devices.



81-1025-V-5

Figure 4-61. Drain/Source current vs. gate voltage for Dry-Wet- N_2 oxide devices after 2M rad total dose radiation.



81-1025-V-4

Figure 4-62. Drain/Source current vs. gate voltage for a Wet-Dry- N_2 after 2M rad total dose γ radiation.

Table 4-14. Variation in mobility and threshold voltage for different bias levels and oxide types at 2M RAD γ total dose radiation

DWN, $X_{OX} = 696\text{\AA}$

BIAS LEVEL	$\sqrt{\beta/2}$	V_T
INITIAL	1.846×10^{-2}	1.46
-20V	7.010×10^{-3}	-0.58
-15V	6.932×10^{-3}	0.0
0V	6.358×10^{-3}	1.19

WDN, $X_{OX} = 721\text{\AA}$

BIAS LEVEL	$\sqrt{\beta/2}$	V_T
INITIAL	8.377×10^{-3}	1.46
-20V	6.419×10^{-3}	-2.70
-15V	6.484×10^{-3}	-2.15
0V	5.637×10^{-3}	1.44

81-1025-V-3

by the WUN sequence. There is a 1050°C temperature step that each of the structures is subjected to subsequent to the gate oxidation at 900°C. The polysilicon was doped with a phosphorus doped glass. This technique must be evaluated with respect to hardness degradation. A number of variables have been identified that could be responsible for the hardness of these oxide e.g. the 1050°C reflow step and 900°C H₂ anneal. There are experiments currently being conducted that are directed at determining the extent that these variables influence the hardness of the oxide films.

4.6.4 P-Channel Un-protected memory structures

P-channel MNOS polysilicon gate memory transistors were fabricated and DC tested as a function of total dose radiation. The devices were biased with $\pm 20V$, $\pm 15V$, and 0V while being irradiated. The $\pm 20V$ DC memory window was obtained for each condition subsequent to the respective dose levels. The threshold was taken to be the gate voltage necessary to cause 1 μA of current to flow with a drain to source voltage of -5V. The memory nitride was deposited with an LPCVD reactor at 750°C with a NH₃:SiCl₂H₂ ratio of 9:1. The thickness of the film was 459Å.

The $\pm 20V$ DC memory window is given as a function of total dose radiation level in Figure 4-63. The memory window appears to increase slightly with radiation dose level. This




Figure 4-63. +20V DC Memory Window vs total dose γ radiation for various bias conditions during irradiation.

81-1025-V-1

could be related to the increase in window size observed with endurance cycling. The bias level did not have any influence on the DC behavior. Some degradation in the voltage decay rate was observed. The devices showed a 0.75 V/decade and a 0.5V/decade decay from -20V and +20V DC state respectively. See Figure 4-64. The initial decay rates were observed to be 0.6V/decade from the -20V state and 0.45/decade from the +20V level.




Figure 4-64. Voltage decay after exposure to 1M radiation total dose level. From +20V DC state, at various bias levels.

81-1026-V-2

5.0 DISCUSSION

The average trapping length, X_0 , the steady-trapped charge density, $n_t^{st}(0)$, and the minimum trap density, N_{tm} were determined for both APCVD and LPCVD nitride films deposited with various $NH_3:SiH_4$ and $NH_3:SiCl_2H_2$ ratios respectively. These parameters are determined by realizing that the slope of Q_n vs \bar{d} curves (See Figure 4-3), for small Q_n is given by:

$$\partial Q_n / \partial \bar{d} = 4qN_t n_t^{st}(0) / (2N_t - n_t^{st}(0)). \quad 5-1$$

Hence, the minimum trap density is obtained by letting $n_t^{st} = N_t$ in equation 5-1 giving

$$N_{tm} = (\partial Q_n / \partial \bar{d}) / 4q \quad 5-2$$

The trapping length is determined from the intercept of the Q_n vs d curves with the d axis, while the trap capture cross section is given by:

$$\sigma_t = 1/N_t X_t$$

5-3

The trapped hole and electron density, capture cross section and trapping length were obtained for temperatures of 25, 70 and 175°C, for an LPCVD silicon nitride with a $NH_3:SiCl_2H_2$ ratio of 9:1. The values of $n_t^{\pm}(0)$ were 8.3, 2.9 and $2.03 \times 10^{18} cm^{-3}$ for electrons and 1.9, 1.72 and $1.57 \times 10^{18} cm^{-3}$ for holes for the respective temperatures 25, 70 and 175°C. The associated trapping lengths were 53, 105 and 160Å for electrons and 99, 110 and 120Å for holes. As the temperature increased from 25 to 175°C, the trapping length for holes increased less rapidly than for electrons. The trapping length for holes is larger than for electrons below 125°C, while above this temperature the trapping length of electrons becomes larger. Thus, scaling is a function of the trapped charge species and is controlled by holes at temperatures below 125°C and electrons above this temperature. A calculation of the minimum thickness of

dielectric needed to trap an arbitrary density of charge of $1\mu\text{C}/\text{cm}^2$ (See Figure 4-3), and assuming a scaling limit indicated by the condition that $X_n \geq 2\bar{d}$, shows that a minimum nitride thickness of 480A is required at 175°C. At 125°C this value reduces to 300A, and becomes 260A at 25°C.

The density of trapped charge decreased as the $\text{NH}_3:\text{SiH}_4$ ratio increased for APVD films, and as the $\text{NH}_3\text{SiCl}_2\text{H}_2$ ratio increased in the LPCVD structures, see Figure 4-1. The trapping length increased and trap capture cross section decreased as the gas ratio was increased. With an increased trap density and decreasing trapping length, a relatively fast write pulse response would be expected from such films. As shown in Figure 4-5 the pulse response of the 28:1 $\text{NH}_3:\text{SiH}_4$ (APCVD) film is larger for nitride fields values $\leq 4.5 \text{ MV/cm}$. However, for larger field values, the behavior becomes rather complex. The poor pulse response observed above 4.5 MV/cm can be explained on the basis of a detrapping phenomena where charge detrapping is due to the electric field in the charge free region of the silicon nitride. As the charge centroid propagates into the silicon nitride, the field in the charge free region of the film increases, causing eventual detrapping at the leading edge of the centroid. These detrapped charges can be trapped deeper into the nitride or migrate to the gate forming a conducting current. The final result is that the charge spreads deeper into the film, which in effect influences the flatband voltage shifts given by:

$$\Delta V_{FB} = \Delta Q_n (x_n - \bar{d}) / \epsilon_n$$

5-4

From equation 5-4 it is seen that increasing the charge centroid acts to decrease the flat band voltage shift. Thus, when the spreading of the charge in the nitride is such that the effect of its centroid growth cancel the effect the trapped charge has on the flatband voltage, the device saturates, or the flatband voltage shift reaches a maximum value. When the depth of the centroid becomes such that it overcompensates for the injected trapped charge, the flatband voltage will experience a turn-around, i.e. for voltages larger than that which is needed to produce the maximum or saturated value, will cause a flatband shift smaller than the saturated value. This would occur at relatively low field levels in high conductive film, since detrapping is expected to occur at relatively low fields. The largest flatband voltage shift or memory window size was not produced by films with the highest $NH_3:SiH_4$ ratio investigated, (450:1). The saturated value was lower than for either a 300:1 or 150:1 ratio films at nitride field value $> 4.5MV/cm$. The behavior can be explained by realizing that the trapping length of the films increases as the

$\text{NH}_3:\text{SiH}_4$ ratio increases and the density of the trap charge decreases. Again, as the charge centroid increases, the field in the charge free region of the nitride increases to the point where detrapping is initiated and the charge spreads deeper into the film, until eventually the flatband voltage shift saturates. Because the trapping lengths of the high $\text{NH}_3:\text{SiH}_4$ ratio films are relatively large, the amount of charge trapping that will produce a centroid large enough to cancel the effect of the trapped charge is less than that which would be needed for a film with a lower $\text{NH}_3:\text{SiH}_4$ ratio. Consequently, the field at which the flatband voltage shift saturates for a film with an $\text{NH}_3:\text{SiH}_4$ ratio of 450:1 is less than a nitride deposited with a $\text{NH}_3:\text{SiH}_4$ ratio of 300:1. The curves in Figure 4-5 show that the optimum $\text{NH}_3:\text{SiH}_4$ ratio for a 1usec pulse width occurs between 28:1 and 450:1.

In an effort to produce a dielectric that has a relatively fast pulse response and gives an appreciable memory window size, a dual dielectric structure was fabricated. The gate structure consisted of a high conductive film deposited as the first layer to enhance the pulse response with a low conductivity film as the second layer to prevent excessive spreading of the charge centroid thereby reducing the charge decay rate as well as improving the memory window size. The pulse response of the structures were obtained for electron

injection. The pulse widths ranged from 1usec to 1msec. The initial field across the nitrides ranged up to 7.5 MV/cm. These field values were calculated using the following relationship.

$$E_{no} = V_g / x_n^{eff}$$

5-5

V_g is the applied gate bias and,

$$x_n^{eff} = x_{n2} + x_{n1} + (\epsilon_n / \epsilon_o) x_{ox}$$

x_{n2} is the thickness of the second layer nitride, x_{n1} the thickness of the first layer nitride, x_{ox} the oxide thickness ($\approx 20\text{\AA}$) and $\epsilon_n / \epsilon_o = 1.667$. The saturated memory window increased from about 3.0 volts in the case of the single layer APCVD nitride with an $\text{NH}_3:\text{SiH}_4$ ratio of 28:1, to about 5.5 volts when the two step structure was used which consisted of a 28:1 APCVD first layer and the second layer containing an LPCVD film with a $\text{NH}_3:\text{SiCl}_2\text{H}_2$ ratio of 9:1. The structure in which the first layer was an LPCVD film with a $\text{NH}_3:\text{SiCl}_2\text{H}_2$ ratio of 3:1 and the second a 9:1 LPCVD film saturated at about 4.5 volts. For fields > 4.5 MV/cm and a 1usec pulse width, the pulse response of the two step

structures were comparable to the low conductivity film. Thus, in this field range, the pulse response is controlled by the higher conductive layer nitride.

By exposing "very thin" layers of memory nitrides to various gas ambients at elevated temperatures, it is reasonable to expect that the tunneling parameters at the nitride oxide interface will be altered. Thin films (29A and 51A) of LPCVD 9:1 silicon nitride were annealed in either N_2 , H_2 or NH_3 , over which a 391A LPCVD 9:1 film was deposited. The second layer was either annealed in H_2 or did not receive any anneal, see Table 4-7. The devices that were annealed in N_2 and whose first layer consisted of a 51A film showed the superior pulse response characteristic for each pulse width investigated, (1usec, 10usec, 100usec and 1msec). Less than a 1 volt variations were observed in the pulse widths and anneal ambients. Figures 4-12 thru 4-14 depict these results. The interface state density (Table 4-8 and 4-9) was found to decrease by a relatively large percentage in structures that were annealed in NH_3 . The H_2 does not appear to affect the interface state density, in particular when both layers receive the anneal. A correlation between the interface state density and the charge decay rate was realized in the 21A layer devices annealed in NH_3 . Relatively low decay rates were found for both holes and electrons for the above treatments and gate structures. The decay rates of the remaining structures were similar, even for the devices with a 51A first layer that was

annealed in NH_3 . It appears that some of the tunneling parameters at the oxide/nitride interface are being modified by the various annealed ambients. The H_2 anneal, however, affects primarily the bulk of the film and does not seem to alter the interface to any noticeable degree. This result was surmised because of the relative positive shift observed in the flatband voltage after H_2 annealing and the relative peak heights of the conductance - voltage curves. As much as a 2 volt shift in the $\pm 20\text{V}$ saturated flatband voltage and the center of the memory window occurred in the structures that were annealed in H_2 while the relative conductance - voltage peak height was 1.0, indicating a decrease in fixed positive charge in the structures with the interface state density remaining unchanged.

Temperature - Bias - Stress (TBS) tests were conducted on polysilicon gate non-memory capacitor structures. The two conditions consisted of a polysilicon before memory nitride and a polysilicon after memory nitride process. The oxide dielectric was a dry-wet-dry film grown at 900°C to a thickness of 800Å. The polysilicon after memory nitride process yields an all oxide gate structure while the polysilicon before memory nitride produces an oxide/nitride structures with an 800Å oxide over which the memory nitride ($\approx 400\text{Å}$) is deposited. The structures were stressed with a $\pm 20\text{V}$ DC bias at temperatures of 25°C and 200°C . Both gate structures were shown to be quite stable, as is shown in

Table 4-5. The DC memory window of the polysilicon after memory nitride process is shown in Table 4-6 to be comparable to the metal gate structures. In the polysilicon gate process, the memory nitride is oxidized to prevent charge injection from the polysilicon, (holes for a positive gate bias and electrons for a negative gate bias), while the polysilicon was oxidized to guard against possible side effects. It was surmised from the results given in Table 4-5, that a small amount of phosphorous probably diffuses through the 3.6KA polysilicon and tails into the oxide. More appears to be penetrating from the doped glass sources than for the phosphine. It should be noted, however, that the drive times for the doped glass source procedure were longer than for the phosphine source.

With these results, subsequent polysilicon gate capacitor structures of this type were doped with the phosphine source, even though each doping source and drive time produced stable gate structures.

D-C memory window, pulse response, endurance and retention measurements were conducted on a metal gate MNOS/SOS test vehicle. The 6023T test pattern provided a number of memory subcells of various sizes. The subcell studied consisted of four memory transistors connected up the same way as they would be in a permanent memory array. The lay out of the structures are such that four of the subcells can be placed in a 16 pin DIP for measurements and testing. The endurance cycling was

accomplished with a driver circuit designed by inhouse personnel. Pulse response, retentivity and memory window measurements were performed on a macrodata 154 test unit.

The memory nitride structures were varied according to the following:

- (1) 429A APCVD, $\text{NH}_3:\text{SiH}_4 = 28:1$
- (2) 143A APCVD, $\text{NH}_3:\text{SiH}_4 = 28:1$ + 244A LPCVD,
 $\text{NH}_3:\text{SiCl}_2\text{H}_2 = 9:1$
- (3) 374A LPCVD, $\text{NH}_3:\text{SiCl}_2\text{H}_2 = 9:1$

Each of the above structures received an additional treatment, that being an oxidation in steam at 900°C , followed by an H_2 anneal for 1 hour at 900°C . From this point forward the structures will be referred to as annealed or non-annealed with annealed meaning that the film has been subjected to the above post heat treatment. The transistors have the drain-source protected (DSP) structure. This means that the positive shift of the memory cell is limited by the threshold voltage of the non-memory devices that are part of the structure.

The large negative threshold voltage values observed in the devices that were non-annealed (See Table 4-2), indicate that an appreciable amount of fixed positive charge is present in these nitride structures, with the largest amount found in the single layer APCVD film. The memory window size of the single

layer APCVD structure and the two step structure, which consisted of an APCVD layer over which an LPCVD film is deposited, were 4.0V and 4.08V respectively for the non-annealed conditions. The window size of the LPCVD film receiving the same process treatment was 3.74V. The similar values obtained for the memory window sizes in the single layer APCVD structure and the dual layer or two step structure suggests that the oxide nitride interface and trapping parameters of the dielectric are also similar. This result infers that the memory characteristics of the two step structure of this type will be controlled by the highly conductive first film. It was noted earlier that the fixed positive charge could be decreased in a nitride by post deposition annealing in H_2 at $900^{\circ}C$. The manifestation of this phenomena is realized when the capacitor structures that have received a post H_2 anneal experience a positive shift in the flatband voltage relative to the non-annealed devices. The same effect is demonstrated in the present structures by the positive shift in the threshold voltage of the non-memory devices, and the center of the memory window, of a H_2 annealed structure relative to a similar non-annealed device.

The DC memory window size of the H_2 annealed devices were consistently larger than that of the non-annealed structures. An increase of 1.57 volts was produced in the single layer APCVD nitride, 0.55 volts for the dual layer two step structure and 1.51 volts for the single layer LPCVD film. Non-memory

threshold voltage changes from -7.5V to -3.85V = 3.65V, -6.5V to -4.23V = -2.27V and -5.98V to -2.86V = 3.12V for the single layer APCVD, two step structure, and single layer LPCVD nitride films respectively were produced by H₂ anneals at 900°C. From these results the following effects were attributed to the H₂ anneal,

- (1) The amount of fixed positive charge in the nitride was decreased.
- (2) The center of the memory window shifts positive.
- (3) The DC memory window size is increased.

The relative integrity of the dielectrics was based on the number of subcells taken from identical areas of the wafers that functioned properly out of a sample size of 24. The devices that showed the lowest degree of functionality contained the APCVD film that was annealed in H₂. The LPCVD nitride that was annealed in H₂ appeared not to have experienced this failure mechanism. The most common mode of failure was the gate starting to conduct relatively high currents at low voltages, between 0.5 to 5.0V, when the devices were attempted to be written or cleared. Note that the similar degree of failure experienced by the two device structures that contain an APCVD layer that was annealed in H₂ further suggests that the memory characteristics of these two layer

structures are controlled by the first layer, i.e. the APCVD (28:1) film. The above results tend to indicate that the H₂ anneal degraded the integrity of the APCVD films.

The memory subcells were endurance stressed by applying a repetitive simulated C/W voltage wave between the transistors gate and source-drain-substrate connected together. The following field levels and pulse widths were used to stress the devices.

$$t_w = 100\text{usec}, E_n = 5 \text{ MV/cm}$$

$$t_w = 1\text{usec}, E_n = 6 \text{ MV/cm}$$

$$t_w = 1\text{usec}, E_n = 7 \text{ MV/cm}$$

The Macrodata 154 programs that were used to test the devices, functioned in the following manner:

Program 1. Apply $\pm 20\text{V}$ for 1 sec to the gate and measure the threshold voltage for the written and cleared states.

Program 2. Apply a multiple number of 100usec $\pm 27\text{V}$ pulses and measure the threshold for the written and cleared states.

Apply a multiple number of ± 27 pulses followed by a -27V 100usec single pulse. Measure threshold at lapsed times of 1, 3, 10 and 30 seconds. The same procedure is repeated for opposite voltage polarities.

Program 3. Apply a multiple number lusec -29V pulses and measure threshold. Apply 10^5 cycles of lusec pulse width and amplitudes of +27V and -29V, and measure threshold.

Apply a lusec +27V pulse and measure threshold at lapsed times of 1, 3, 10 and 30 seconds. Apply a lusec -29V pulse and measure threshold at lapse times of 1, 3, 10 and 30 seconds.

The devices that were stressed with a 100usec pulse, were only cycled to 10^9 because of the time necessary to achieve the high number of cycles, i.e. about 3 days to reach 10^9 and a month to reach 10^{10} cycles. For the same reasons, the devices that were subjected to the lusec pulse widths were only cycled up to 10^{11} .

The DC memory window size was influenced by endurance cycling in the following ways.

A. $X_n = 374A$ LPCVD nitride.

- (1) $\pm 20V$ DC memory window is larger for the H_2 annealed devices when compared to the non-annealed case for each cycling condition. The nitride field stress was 5 MV/cm with a 100usec pulse width. See Figure 4-18 and 4-19. The window size of the H_2 annealed cells

measured about 4.5 to 5 volts, while the non-annealed structures measured between 3.5 to 4.5 volts, reaching its maximum value of 4.5V at 10^8 cycles.

- (2) Between 10^8 and 10^9 cycles the memory windows of the devices that were not subjected to an anneal became larger than the devices that were annealed when stressed with $E_n = 6\text{MV/cm}$ and $t_w = 1\text{usec}$ (Figure 4-22). The window sizes of the annealed structures again range between 4.5 and 5 volts while the non-annealed devices maintain a value of 3.5 volts from 10^6 to 10^8 cycles increasing to about 5.5V at 10^8 cycles and maintaining this level up to 10^{11} cycles.

B. $X_n = 143\text{A APCVD} + 244\text{A LPCVD nitride}$.

- (1) The $\pm 27\text{V}$ DC memory window size is similar for each cycling condition less than 10^{10} regardless of H_2 annealing for a field stress condition of $E_n = 6\text{ MV/cm}$ and $t_w = 1\text{usec}$, shown in Figure 4-26. For stress cycles greater than 10^{10} , the memory window of the non-annealed devices become larger. A memory window size of about 6.0 volts was maintained at each cycling condition. A 6.0 volt memory window was sustained up to 10^{10} cycles for the non-annealed case and increased to about 8.5 volts at 10^{11} cycles.

The voltage decay rate as a result of a $\pm 27V$ 100 μ sec pulse applied to the dual dielectric structure that had an H_2 anneal, did not change appreciably as a function of the number of endurance cycles, with stress condition $E_n = 6$ MV/cm, $t_w = 1$ μ sec for either the cleared or written state. However, the decay rates appeared relatively high from the cleared state ranging from about 0.85V/decade to about 0.95V/decade for structures that were not annealed. The devices did not show any decay from the written state. This is due to the position of the written memory transistor threshold with respect to the non-memory transistor threshold of the structure. Up until about 10^{10} cycles there was no decay from the written state, with an 0.35V/decade rate occurring at 10^{11} cycles. The DSP structure again acts as a camouflage to the decay rate from the written state until the 10^{10} cycle point. At this point, the center of the memory has moved far enough in the negative direction to disallow the written state to be pulsed past the threshold voltage value of the non-memory transistor. Thus, the decay rate from the written state becomes visible at 10^{11} cycles.

The variation in $\pm 20V$ DC window size for $E_n = 7$ MV/cm and $t_w = 1$ μ sec is less for the devices that were annealed in H_2 when compared to the non-annealed results for the structures that consisted of the 374A LPLVD film. The range in window size was from 4.5 to 5.5 volts for the H_2 annealed condition.

The non-annealed window increased from 3.8V at 10^6 cycles to 4.8V at 10^7 cycles, becoming larger than the annealed devices between 10^6 and 10^7 level. At 10^8 cycles a window size of 6.4V was obtained and maintained through the 10^{10} point. The size decrease to 4.2V at 10^{11} cycles again become less than that of the annealed devices. The -29V clear and +27 write μ sec pulse memory decay rates of memory gate structures consisting of a 374A LPCVD nitride after being stressed to 10^{11} cycles with a 6 MV/cm, μ sec pulse were found to be 1.0V/decade for devices that were not annealed and 0.55/decade for those structures that were subjected to an H_2 anneal. The memory window size of the H_2 annealed subcells extrapolated to 0.3V after 24 hrs. subsequent to the 10^{11} cycle stress. The non-annealed structures experienced a complete collapse after about 2.2 hours. The pulse memory size of the non-annealed device was larger than the H_2 annealed device by about 25%, however, the voltage decay rate was larger by about 45%. The pulse memory window size and voltage decay rates for the stress conditions, $E_n = 7$ MV/cm and $t_w = \mu$ sec, increased as the number of endurance cycles increased for both the annealed and non-annealed cases up until 10^9 to 10^{10} cycles. After 10^{10} cycles the memory window starts to decrease, however, the decay rate continues to increase. They decay rates were consistently lower for the H_2 annealed structures, and increased with endurance cycles at a slower rate than the non-annealed, however, the non-annealed film appears to be approaching a maximum, as has been observed and

reported in the literature. The decay rates range from 0.2V/decade after 10^5 cycles to 0.6V/decade after 10^{11} cycles for the H_2 annealed case, and from 0.33V/decade after 10^5 and 10^{11} endurance cycles respectively for the non-annealed condition. A data retention time of 24 hours was not obtained until the devices had been cycled to the 10^7 and 10^8 range. After 10^8 cycles memory window sizes of 0.5V for the annealed and about 1.0 for the non-annealed devices were maintained after 24 hours. The maximum window size was obtained at about the 10^9 to 10^{10} cycle range for each condition. A value of about 4.5V and 3.5V were determined for the non-annealed and H_2 annealed structures respectively. The memory window sizes after 24 hours at the 10^9 cycle point were 1.0 for the non-annealed case and 1.5 for the annealed condition. The extrapolated memory window size of an annealed device at 24 hours after 10^{11} endurance cycles was 0.5V. The non-annealed film had completely collapsed after 100 seconds. From these results it is surmised that a sufficient memory window is maintained after 10^{11} endurance cycles for the structures annealed in H_2 while the non-annealed devices have completely lost the window between 10^{10} and 10^{11} cycles. For the 7 MV/cm 1usec stress condition, the devices needed to be stressed above 10^7 endurance cycle to produce a memory window size large enough to maintain data for 24 hours.

A number of device types and structures have been evaluated with respect to total dose γ radiation susceptibility. A dual

dielectric structure consisting of an oxide (77A) nitride (1457A) layer was used as the gate structure of the p-channel transistors fabricated in SOS. A 100% H₂ anneal was incorporated into the existing MNOS/SOS process sequence. It has been demonstrated that a post deposition H₂ anneal immediately following the memory nitride improves the endurance. Thus, it is important to determine to what extent annealing the fixed threshold devices in H₂ affects the radiation hardness. These structures were metal gate transistors ranging from 4um to 9um in length. The hardness was tested by subjecting the gate, drain and source-substrate to various bias conditions while the level of radiation was increased to 1M rad (Si). The gate bias of these structures was always negative or zero. A maximum voltage of -30V was applied either between the gate and source or the drain and source. Less than a two volt shift was observed up to about 100K rad (Si). This hardness level was noted for devices that had received the H₂ anneal and the one that did not.

The all oxide polysilicon gate capacitors that were fabricated in bulk silicon appear to have relatively good radiation characteristics even though this structure did have a silicon nitride deposited following polysilicon deposition, there was no subsequent H₂ anneal. The oxide was grown with a process sequence that included a dry cycle, a wet cycle followed by a short N₂ anneal. A temperature of 900°C was used. A threshold voltage shift of less than 2V was observed

for a gate bias of 0V up to a total dose of 500K rads. Structures biased with +12V showed the same shift up to about 200K rads. It should be noted that those device that were biased with -8V and -18V shifted less than 2V after the 1M rad level.

The tolerance of the all oxide polysilicon gate transistor structures to total dose radiation was found to be quite low. The devices were fabricated using a MNOS/CMOS process that presently exist. The sequence includes a high temperature (1050°C) reflow anneal. The structure were also annealed in 100% H₂ at 900°C. Two oxide types were evaluated. A Dry-Wet-N₂ (DWN) and a Wet-Dry-N₂ (WDN) cycle. Devices with both oxide types were found to go into depletion at relatively low dose levels for all bias levels. The structures grown with the DWN process were not as susceptible to radiation damage as was the WDN sequence. However, the two oxides behave similarly in a γ radiation environment with a gate bias of 0V. A lateral shift was observed in the I_{DS} vs V_{GS} curves indicating an increase in charge associated with the gate dielectric. The slope change in the plots shows a degradation in the surface mobility as a function of total dose radiation. A number of variables could have been responsible for the observed degradation of these structures including the reflow anneal (1050°C) and/or the 100% H₂ anneal at 900°C. The fact that the capacitor structures showed relatively good radiation tolerance suggest promise in being able to produce an all oxide polysilicon gate transistor that is radiation hard to an acceptable level.

6.0 CONCLUSIONS AND RECOMMENDATIONS

It was observed that the density of trapped charge increases as the $\text{NH}_3:\text{SiH}_4$ (APCVD), and $\text{NH}_3:\text{SiCl}_2\text{H}_2$ (LPCVD) ratio decreases. The SiH_4 films that were deposited with the low gas ratios (higher conductive layers) are expected to produce devices with faster pulse responses. This was observed to be case. However, the size of the memory window saturated at a relative low value. The films that were deposited with the higher gas ratios were found to have a larger saturated memory window. A dual deposition process where a "high" conductive film is deposited first and then a "low conductive film was found to perform with the speed of a single layer "high" conductive film. A saturated memory window size comparable to that of a single "low" conductive film was obtained. These results were consistent for structures processed with an APCVD first layer - LPCVD second layer and for a LPCVD first layer - LPCVD Second Layer.

When a thin silicon nitride film, 25A to 50A is annealed at elevated temperatures, 900 to 1100°C the charge tunnel barrier is affected. The changes are manifested in the charge retention and pulse response. These parameters are further a function of the gas ambient, i.e. certain gases (e.g. NH_3) appeared to greatly reduce the charge decay rate and interface

state density, while other gases (e.g. H_2) reduced the amount of fixed positive charge in the bulk Si_3N_4 film. The structures that were annealed in N_2 were observed to have a larger pulse response.

Large amount of positive charge were found to be present in the Si_3N_4 films of devices that were fabricated with the MNOS/SOS radiation hard process that did not receive any post Si_3N_4 anneals. However, the amount of fixed positive charge was greatly decreased when a post deposition anneal in H_2 was performed. This conclusion was based on the fact that a positive shift between 1.5V and 2.5V in the non-memory transistor structure and the center of the memory window of the memory subcell structures occurred. The same effects were observed for capacitor structures. A positive shift of the memory window of capacitor structures was not accompanied by a decrease in interface state density charge. This substantiates that the positive charge in the bulk Si_3N_4 film is being reduced by the H_2 treatment.

All device structures that were post H_2 annealed experienced the 1.5V to 2.5V threshold voltage shift in a positive direction. The device structures with the all APCVD films and the ones deposited using the dual dielectric process with an APCVD nitride as a first layer and a LPCVD film as the second layer experienced a degradation in the film when annealed in H_2 . The gates of a large percentage of the

devices were shorted or started to conduct relatively large amounts of current at low voltages (1 to 5 volts). This problem did not appear in the devices where the nitrides were an all LPCVD structure. This trend suggests that the H_2 anneals are deleterious to the integrity of the APCVD Si_3N_4 films. For this reason, continued investigation of the two step APCVD-LPCVD and single layer APCVD structure was discontinued for memory applications.

The following observations were made for MNOS/SOS memory cells that were fabricated without incorporating any anneals and for the condition where the structures were annealed in H_2 after the memory nitride was deposited:

- (1) The voltage decay rate increased monotonically with endurance cycles, however the rate for the unannealed structure was larger than for the H_2 annealed device (stress conditions of 6MV/cm and 7Mv/cm and 1usec pulse width.)
- (2) Each type structure requires that the devices be cycled a prescribed number of times before a memory window size is obtained which is large enough to maintain a 1.0 volt level after 24 hours, after being pulsed with a 1usec, 7MV/cm initial nitride field.
- (3) A 1.0 volt memory window was maintained for H_2

annealed structures after 10^{11} cycles at a field level of 7 MV/cm with a pulse width of 1 μ sec. The devices that were not annealed collapsed after less than an hour after being stressed with the same conditions.

Transistor structures that were subjected to an accelerated stress condition experienced an increase in the interface state density. A positive V_{GS} of 27V ($E_{no}=7.0$ MV/cm) was produced by forcing a current density of $I = 10^{-6}$ A ($J = 7.2\text{mA/cm}^2$) through the Si_3N_4 film.

The results of capacitor structures with X_n ranging from 400Å to 1000Å indicated that the time to breakdown was not a function of nitride thickness. The stress condition for these structures were $I = 10^{-6}$ A ($J= 3.2$ mA/cm²) and $E_{no} = 7.0$ mV/cm. It was observed that the average time to breakdown for structures that was annealed and oxidized prior to metalization increased by at least an order of magnitude.

From the above conclusions it is observed that annealing in H_2 improves the endurance and retention properties of the MNOS memory structure. With this it is recommended that in order to achieve reliable operations of MNOS memory devices to at least 10^{11} clear/write cycles, for a pulse duration of 1 μ sec with a nitride field between 6MV/cm and 7MV/cm that a post memory nitride deposition anneal be introduced into the process.

The N-channel all oxide polysilicon gate transistors fabricated with an existing MNOS/CMOS process were not found to be susceptible to total dose radiation. Capacitor structures that were fabricated using sements of the above process showed relatively good radiation tolerance. Even though these structures did not receive the H₂ anneal, it is felt that the radiation susceptibility will not be degraded very much if any when subjected to a high temperature anneal. It cannot be determined, with the data that is presently available, to what extent, if any, either of the high temperature steps degraded the radiation hardness of these structures. Preliminary data on capacitor structures, however, shows promise in obtaining an all oxide polysilicon gate transistor that is radiation hard to acceptable levels.

7.0 REFERENCES

1. F.L. Hampton, B. Stamps, J.R. Cricchi, "The Effect of Charge Centroid on Scaled Down MNOS Memory Devices." NVSM Workshop, 5.3, Monterey, California, 1979.
2. F.L. Hampton and J.R. Cricchi, "Space Charge Distribution Limitation on Scale Down of MNOS Memory Devices." 1979 IEDM Digest, 374.
3. F.L. Hampton and J.R. Cricchi, "Steady State Electron and Hole Space Charge Distribution in LPCVD Silicon Nitride Films," Appl. Phys. Lett. 35 (10), 1979.
4. M.H. White, J.W. Dzimianski and M.C. Peckerar, "Endurance of Thin-Oxide Nonvolatile MNOS Memory Transistors," IEEE Transactions on Electron Devices, Vol. ED-24, No. 5, 1977.
5. R.A. Williams and M.E. Beguwala, "The Effect of Electrical Conduction of Si_3N_4 on the Discharge of MNOS Memory Transistors." IEEE Transaction on Electron Devices, Vol. ED-25, No. 8, P. 1019, 1978.
6. L. Lundvist, I. Lundstrom and C. Svenson "Discharge of MNOS Structures," Solid State Electronics, Vol. 16, P. 811, 1973.

